



US00D637566S

(12) **United States Design Patent**
Cleghorn et al.

(10) **Patent No.:** **US D637,566 S**

(45) **Date of Patent:** **** May 10, 2011**

(54) **ELECTRICAL RECEPTACLE CIRCUIT BOARD**

(75) Inventors: **Richard L. Cleghorn**, Tempe, AZ (US);
Jeffrey P. Baldwin, Phoenix, AZ (US);
Nathaniel A. Falendysz, Phoenix, AZ (US)

(73) Assignee: **TayMac Corporation**, Gilbert, AZ (US)

(**) Term: **14 Years**

(21) Appl. No.: **29/367,638**

(22) Filed: **Aug. 10, 2010**

(51) **LOC (9) Cl.** **13-03**

(52) **U.S. Cl.** **D13/182**

(58) **Field of Classification Search** D13/182;
174/250, 253, 255; 361/720, 748, 760, 777
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,559,675	A *	9/1996	Hsieh et al.	361/707
5,673,176	A *	9/1997	Penniman et al.	361/679.54
5,678,011	A *	10/1997	Kim et al.	710/301
5,973,920	A *	10/1999	Altic et al.	361/679.26

6,226,179	B1 *	5/2001	Lee	361/679.46
6,519,149	B1 *	2/2003	Inoue	361/689
6,618,787	B2 *	9/2003	Caselli et al.	710/305
D605,613	S *	12/2009	Carter et al.	D13/182
2002/0131253	A1 *	9/2002	Kobayashi	361/760
2005/0094372	A1 *	5/2005	Lai	361/687
2007/0130404	A1 *	6/2007	Huang et al.	710/100
2008/0144290	A1 *	6/2008	Brandt et al.	361/720
2009/0141465	A1 *	6/2009	Tamura et al.	361/777
2010/0328906	A1 *	12/2010	Tsai et al.	361/752

* cited by examiner

Primary Examiner — Selina Sikder

(74) *Attorney, Agent, or Firm* — Booth Udall, PLC

(57) **CLAIM**

We claim the ornamental design for an electrical receptacle circuit board, as shown and described.

DESCRIPTION

FIG. 1 is a top plan view of the electrical receptacle circuit board showing our new design, the bottom plan view being a mirror image thereof;


FIG. 2 is a left side elevational view thereof;

FIG. 3 is a right side elevational view thereof;

FIG. 4 is a front elevational view thereof; and,

FIG. 5 is a rear elevational view thereof.

1 Claim, 5 Drawing Sheets






Fig. 1



Fig. 2



Fig. 3




Fig. 4




Fig. 5