



US00D619977S

(12) **United States Design Patent**
Ni et al.

(10) **Patent No.:** **US D619,977 S**
(45) **Date of Patent:** **** Jul. 20, 2010**

(54) **LIGHT EMITTING DIODE**

(57) **CLAIM**

(75) Inventors: **Chun-Yao Ni**, Tucheng (TW);
Chih-Chia Tsai, Tucheng (TW)

The ornamental design for a light emitting diode, as shown and described.

(73) Assignee: **Everlight Electronics Co., Ltd.**,
Tucheng, Taipei County (TW)

DESCRIPTION

(**) Term: **14 Years**

FIG. 1 is a front perspective view of the first embodiment showing a light emitting diode of the claimed design;

(21) Appl. No.: **29/345,478**

FIG. 2 is a rear perspective view of FIG. 1;

(22) Filed: **Oct. 16, 2009**

FIG. 3 is a front elevational view of FIG. 1;

(51) **LOC (9) Cl.** **13-03**

FIG. 4 is a rear elevational view of FIG. 1;

(52) **U.S. Cl.** **D13/180**

FIG. 5 is a left side elevational view of FIG. 1;

(58) **Field of Classification Search** D13/180;
D26/2; 257/79, 80, 81, 88, 89, 95, 98, 99,
257/100, E33.058; 313/483, 498, 500; 362/555,
362/800

FIG. 6 is a right side elevational view of FIG. 1;

See application file for complete search history.

FIG. 7 is a top plan view of FIG. 1;

FIG. 8 is a bottom plan view of FIG. 1;

(56) **References Cited**

FIG. 9 is a perspective view of the second embodiment showing a light emitting diode of the claimed design;

U.S. PATENT DOCUMENTS

FIG. 10 is a rear perspective view of FIG. 9;

6,614,056 B1 * 9/2003 Tarsa et al. 257/91
6,713,868 B2 * 3/2004 Ueno 257/730

FIG. 11 is a front elevational view of FIG. 9;

FIG. 12 is a rear elevational view of FIG. 9;

(Continued)

FOREIGN PATENT DOCUMENTS

JP D1078478 7/2000

FIG. 13 is a left side elevational view of FIG. 9;

FIG. 14 is a right side elevational view of FIG. 9;

FIG. 15 is a top plan view of FIG. 9; and,

FIG. 16 is a bottom plan view of FIG. 9.


(Continued)

Several of the broken lines represent the bounds of the claimed design while the other broken lines at the bottom are directed to environment and are for illustrative purposes only; the broken lines form no part of the claimed design. Also, the top layer overlaying the LED chips and wiring is substantially transparent or translucent.

Primary Examiner—Selina Sikder

(74) *Attorney, Agent, or Firm*—Thomas, Kayden,
Horstemeyer & Risley

1 Claim, 10 Drawing Sheets



US D619,977 S

Page 2

U.S. PATENT DOCUMENTS

D566,665 S * 4/2008 Liao et al. D13/180
D575,245 S * 8/2008 Yen D13/180
D584,248 S * 1/2009 Sung et al. D13/180
D597,971 S * 8/2009 Kobayakawa et al. D13/180
D602,450 S * 10/2009 Edmond et al. D13/180
2006/0220050 A1 * 10/2006 Higaki et al. 257/99

FOREIGN PATENT DOCUMENTS

JP D1309411 9/2007
JP D1325977 3/2008
TW D108928 1/2006
TW D112092 7/2006

* cited by examiner




FIG. 1




FIG.2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16