



US00D608741S

(12) **United States Design Patent**  
**Miyashita**

(10) **Patent No.:** **US D608,741 S**  
(45) **Date of Patent:** **\*\* Jan. 26, 2010**

(54) **SUBSTRATE FOR ELECTRIC CIRCUIT**

JP D1328181 4/2008

(75) Inventor: **Norihiro Miyashita**, Osaka (JP)

\* cited by examiner

(73) Assignee: **Panasonic Corporation**, Osaka (JP)

*Primary Examiner*—Selina Sikder

(74) *Attorney, Agent, or Firm*—Brinks Hofer Gilson & Lione

(\*\*) Term: **14 Years**

(57) **CLAIM**

(21) Appl. No.: **29/320,624**

I claim the ornamental design for a substrate for electric circuit, as shown and described.

(22) Filed: **Jun. 30, 2008**

(30) **Foreign Application Priority Data**

**DESCRIPTION**

Mar. 13, 2008 (JP) ..... 2008-006279

FIG. 1 is a front perspective view of a first embodiment of a substrate for electric circuit of the present invention;

(51) **LOC (9) Cl.** ..... **13-03**

FIG. 2 is a front view thereof;

(52) **U.S. Cl.** ..... **D13/182**

FIG. 3 is a rear view thereof;

(58) **Field of Classification Search** ..... D13/182;

FIG. 4 is a top view thereof;

D7/393, 394; D8/303, 315, 316, 317; 174/250;  
257/718; 361/748, 760, 777; 439/67; D6/446

FIG. 5 is a bottom view thereof;

See application file for complete search history.

FIG. 6 is a first side view thereof;

FIG. 7 is a second side view thereof;

(56) **References Cited**

FIG. 8 is a front perspective view of a second embodiment of a substrate for electric circuit of the present invention;

**U.S. PATENT DOCUMENTS**

FIG. 9 is a front view thereof;

D110,268 S \* 6/1938 Carman ..... D6/446

FIG. 10 is a rear view thereof;

2,158,697 A \* 5/1939 Harrison ..... 16/407

FIG. 11 is a top view thereof;

D231,320 S \* 4/1974 James ..... D8/316

FIG. 12 is a bottom view thereof;

5,725,050 A \* 3/1998 Meyer et al. .... 165/104.33

FIG. 13 is a first side view thereof; and,

6,407,928 B1 \* 6/2002 Falkenberg et al. .... 361/760

FIG. 14 is a second side view thereof.

6,492,598 B1 \* 12/2002 Klein ..... 174/256

The broken line showing of substrate for electric circuit is included for the purpose of illustrating environment and forms no part of the claimed design. Additionally, the unevenly broken lines in the drawings define the limits of the claimed design.

D483,964 S \* 12/2003 Bates ..... D6/446

7,079,400 B2 \* 7/2006 Inamoto et al. .... 361/778

7,453,700 B2 \* 11/2008 Miyata ..... 361/749

2003/0048620 A1 \* 3/2003 Nishimura et al. .... 361/760

**FOREIGN PATENT DOCUMENTS**

JP D1149916 8/2002

JP D1260973 1/2006

**1 Claim, 14 Drawing Sheets**




FIG.1




FIG.2







FIG.3



**FIG.4**



**FIG. 5**



**FIG. 6**




FIG. 7






FIG.8




FIG. 9







FIG.10




**FIG. 11**



**FIG.12**



**FIG.13**



**FIG.14**

