

US00D599345S

(12) **United States Design Patent**  
**Ko et al.**

(10) **Patent No.:** **US D599,345 S**  
(45) **Date of Patent:** **\*\* Sep. 1, 2009**

(54) **NETWORK MEMORY DEVICE**

(75) Inventors: **Hui-An Ko**, Taipei Hsien (TW);  
**Tzu-Cheng Yu**, Taipei Hsien (TW)

(73) Assignee: **FIH (Hong Kong) Limited**, Kowloon  
(HK)

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/299,150**

(22) Filed: **Dec. 20, 2007**

(30) **Foreign Application Priority Data**

Oct. 29, 2007 (CN) ..... 2007 3 0201911

(51) **LOC (9) Cl.** ..... **14-02**

(52) **U.S. Cl.** ..... **D14/356**

(58) **Field of Classification Search** ..... D14/301,  
D14/313, 137, 230–231, 233, 235, 237, 240–242,  
D14/299, 432, 435–436, 155, 167–168, 351–370,  
D14/496, 348–349; D13/149, 184; D10/65,  
D10/75, 78; D3/201, 273; 711/100, 115;  
361/685; 396/272.1; 360/132–133, 135  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

D264,970 S \* 6/1982 Giannotti, Jr. .... D14/369  
D348,051 S \* 6/1994 Noble ..... D14/349  
D386,151 S \* 11/1997 Werse ..... D14/358  
D405,088 S \* 2/1999 Chen ..... D14/214  
D428,886 S \* 8/2000 Hu ..... D14/348  
6,407,913 B1 \* 6/2002 Peachey et al. .... 361/685

D462,953 S \* 9/2002 Jang ..... D14/299  
6,589,308 B1 \* 7/2003 Gianelo ..... 361/685  
D481,388 S \* 10/2003 Tanaka ..... D14/356  
D508,491 S \* 8/2005 Choi ..... D14/356  
D531,990 S \* 11/2006 Kobayashi ..... D14/217  
D550,646 S \* 9/2007 Kaneko ..... D14/156  
D568,881 S \* 5/2008 Hsiau ..... D14/370

\* cited by examiner

*Primary Examiner*—Robin V Webster

*Assistant Examiner*—Karen E Kearney

(74) *Attorney, Agent, or Firm*—Frank R. Niranjana

(57) **CLAIM**

The ornamental design for a network memory device, as shown.

**DESCRIPTION**

FIG. 1 is a perspective view of a network memory device showing our new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a rear elevational view thereof;

FIG. 4 is a left side elevational view thereof;


FIG. 5 is a right side elevational view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.

The broken line showing of the electronic ports and various portions of the network memory device in FIGS. 1, 3 and 5 is included for the purpose of illustrating environment that forms no part of the claimed designed.

**1 Claim, 7 Drawing Sheets**






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7