



US00D596969S

(12) **United States Design Patent**  
**Igelmund**

(10) **Patent No.:** **US D596,969 S**  
(45) **Date of Patent:** **\*\* Jul. 28, 2009**

(54) **ETHERNET TESTER**

(76) Inventor: **Darrell A. Igelmund**, 7003-132<sup>nd</sup> Pl.  
SE., Newcastle, WA (US) 98059

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/307,413**

(22) Filed: **Apr. 18, 2008**

(51) **LOC (9) Cl.** ..... **10-04**

(52) **U.S. Cl.** ..... **D10/75; D10/78**

(58) **Field of Classification Search** ..... D10/75-78,  
D10/80, 81; 324/322; 398/196, 158, 159,  
398/162, 195, 197, 202, 208, 209, 210, 214,  
398/33, 34, 79, 93, 94, 95, 85; 372/32, 34,  
372/36, 38.02; 702/122

See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

D366,220 S *	1/1996	Sakamoto	.....	D10/65
D383,400 S *	9/1997	Wada	.....	D10/65
D386,099 S *	11/1997	Billington	.....	D10/75
D397,050 S *	8/1998	Mohammadian et al.	.....	D10/78
D443,538 S *	6/2001	Wrisley et al.	.....	D10/78
D444,084 S *	6/2001	Wrisley et al.	.....	D10/78
D444,085 S *	6/2001	Wrisley et al.	.....	D10/78
D444,086 S *	6/2001	Wrisley et al.	.....	D10/78
D474,413 S *	5/2003	Hoofnagle et al.	.....	D10/78

**OTHER PUBLICATIONS**

Psiber Data Systems Inc., LanMaster 26 User's Guide, 2004.  
Psiber Data Systems Inc., LanMaster 35 Power and Link Tester User  
Guide, Copyright 2006.  
PowerDsine, Inc., PowerDsine Power over Ethernet Tester, Feb. 16,  
2008, P/N 1005-0350-0001 Rev. A, www.microsemi.com/  
PowerDsine/Products/Midspan/PoE\_Test.asp, San Diego, CA.

\* cited by examiner

*Primary Examiner*—Antoine D Davis

(74) *Attorney, Agent, or Firm*—Black Lowe & Graham PLLC

(57) **CLAIM**

The ornamental design for an ethernet tester, as shown and  
described.

**DESCRIPTION**

FIG. 1 is a front right isometric view of an ethernet tester  
showing my new design.

FIG. 2 is a front elevational view thereof.

FIG. 3 is a rear elevational view thereof.

FIG. 4 is a left elevational view thereof.


FIG. 5 is a right elevational view thereof.


FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.


Portions shown in phantom lines are for purposes of enable-  
ment and are not a part of the claimed design.

**1 Claim, 2 Drawing Sheets**







*Fig. 1*




*Fig. 2*




*Fig. 3*




*Fig. 4*



*Fig. 5*



*Fig. 6*



*Fig. 7*