



US00D589010S

(12) **United States Design Patent**
Di Stefano

(10) **Patent No.:** **US D589,010 S**
(45) **Date of Patent:** **** Mar. 24, 2009**

(54) **TRAY FOR SEMICONDUCTOR DEVICES**

2002/0162770 A1* 11/2002 Chang 206/725
2006/0071656 A1* 4/2006 Joung et al. 324/158.1

(75) Inventor: **Thomas H. Di Stefano**, Monte Sereno, CA (US)

* cited by examiner

(73) Assignee: **Centipede Systems, Inc.**, San Jose, CA (US)

Primary Examiner—Selina Sikder

(74) *Attorney, Agent, or Firm*—Townsend and Townsend and Crew LLP; Kenneth R. Allen

(**) Term: **14 Years**

(57) **CLAIM**

(21) Appl. No.: **29/304,008**

The ornamental design for tray for semiconductor devices, as shown and described.

(22) Filed: **Feb. 22, 2008**

(51) **LOC (9) Cl.** **13-03**

(52) **U.S. Cl.** **D13/182**

(58) **Field of Classification Search** D13/182;
206/701, 706, 707, 710, 716, 724, 725
See application file for complete search history.

DESCRIPTION

The tray for semiconductor devices is used for holding structures such as semiconductor chips as indicated in phantom. The structures shown in phantom do not constitute an integral part of the disclosure and the claimed design. The tray may be an element of an array formed of a common sheet.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,881,639	A *	11/1989	Matsuoka et al.	206/724
5,103,976	A *	4/1992	Murphy	206/719
5,957,293	A *	9/1999	Pakeriasamy	206/725
5,960,961	A *	10/1999	Gutentag	206/714
6,021,904	A *	2/2000	Kozol et al.	206/724
6,179,127	B1 *	1/2001	Kato et al.	206/714
6,227,372	B1 *	5/2001	Thomas et al.	206/725
6,296,122	B1 *	10/2001	Nakazono et al.	206/707
6,474,477	B1 *	11/2002	Chang	206/725
D496,339	S *	9/2004	Stanley	D13/182
6,857,524	B2 *	2/2005	Duban-Hu et al.	206/725
D522,471	S *	6/2006	Sisson	D13/182

FIG. 1 is a perspective view of a tray for semiconductor devices showing my new design;

FIG. 2 is a top plan view thereof;


FIG. 3 is a front elevational view, the rear elevational view being a mirror image thereof;

FIG. 4 is a right side elevational view, the left side elevational view being a mirror image thereof; and,

FIG. 5 is a bottom plan view thereof.

The broken line showing of the environment is for illustrative purposes only and forms no part of the claimed design.

1 Claim, 1 Drawing Sheet






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5