

US00D576943S

(12) **United States Design Patent**
Yoshida et al.

(10) **Patent No.:** **US D576,943 S**
(45) **Date of Patent:** **** Sep. 16, 2008**

(54) **CHIP-TYPE SOLID STATE ELECTROLYTIC CAPACITOR**

(75) Inventors: **Katsuhiro Yoshida**, Sendai (JP); **Koji Sakata**, Sendai (JP); **Kazuyuki Katoh**, Sendai (JP)

(73) Assignee: **NEC Tokin Corporation**, Sendai-shi (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/278,666**

(22) Filed: **Apr. 5, 2007**

(30) **Foreign Application Priority Data**

Oct. 6, 2006 (JP) 2006-027115

(51) **LOC (8) Cl.** **13-03**

(52) **U.S. Cl.** **D13/125**

(58) **Field of Classification Search** D13/118, D13/123-125, 133, 154, 184, 199; 361/271, 361/277, 301.1-301.4, 328-330, 763; 438/171, 438/190, 238, 239, 381, 386, 393, 396
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

- 1,346,694 A * 7/1920 Bayles et al. 361/329
- 4,670,814 A * 6/1987 Matsui et al. 361/274.3
- 4,853,827 A * 8/1989 Hernandez 361/321.4
- 6,407,907 B1 * 6/2002 Ahiko et al. 361/306.3
- D493,423 S * 7/2004 Kubota et al. D13/125
- D493,424 S * 7/2004 Kubota et al. D13/125
- D494,931 S * 8/2004 Kubota et al. D13/125
- D512,375 S * 12/2005 Kubota et al. D13/125
- 6,989,289 B1 * 1/2006 Shiraishi et al. 438/99

- 7,054,141 B2 * 5/2006 Sakaguchi et al. 361/523
- 2003/0094355 A1 * 5/2003 Angst 200/302.1
- 2005/0280978 A1 * 12/2005 Sakaguchi et al. 361/523
- 2007/0236867 A1 * 10/2007 Hossick-Schott et al. ... 361/523

FOREIGN PATENT DOCUMENTS

- JP 2003-115418 A 4/2003
- JP 2006-100372 A 4/2006
- JP 2006-173441 A 6/2006

OTHER PUBLICATIONS

Office Action of Japanese Patent 2006-027115 mailed on May 9, 2007.

* cited by examiner

Primary Examiner—Prabhakar Deshmukh

Assistant Examiner—Thomas J Johannes

(74) *Attorney, Agent, or Firm*—Westerman, Hattori, Daniels & Adrain, LLP.

(57) **CLAIM**

The ornamental design for a chip-type state electrolytic capacitor, as shown and described.

DESCRIPTION

FIG. 1 is a front, bottom and right side perspective view of a chip-type state electrolytic capacitor showing our new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a rear elevational view thereof;

FIG. 4 is a left side elevational view thereof;

FIG. 5 is a right side elevational view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.

1 Claim, 4 Drawing Sheets




Fig. 1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7

