



US00D568838S

(12) **United States Design Patent** (10) **Patent No.:** **US D568,838 S**
Terada et al. (45) **Date of Patent:** **** May 13, 2008**

(54) **GROOVES FORMED AROUND A SEMICONDUCTOR DEVICE ON A CIRCUIT BOARD**

(75) Inventors: **Naohiro Terada**, Osaka (JP); **Kouji Kataoka**, Osaka (JP); **Tetsuya Ohsawa**, Osaka (JP); **Toshiki Naito**, Osaka (JP)

(73) Assignee: **Nitto Denko Corporation**, Osaka (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/268,260**

(22) Filed: **Nov. 1, 2006**

(30) **Foreign Application Priority Data**

May 1, 2006	(JP)	2006-011426
May 1, 2006	(JP)	2006-011429
May 1, 2006	(JP)	2006-011430
May 1, 2006	(JP)	2006-011431
May 1, 2006	(JP)	2006-011432
May 1, 2006	(JP)	2006-011435
May 1, 2006	(JP)	2006-011439
May 1, 2006	(JP)	2006-011440
May 1, 2006	(JP)	2006-011441
May 1, 2006	(JP)	2006-011442

(51) **LOC (8) Cl.** **13-03**

(52) **U.S. Cl.** **D13/182**

(58) **Field of Classification Search** D13/182;
174/250, 251, 253, 254, 255, 256, 265, 260,
174/261; 361/760, 748, 720; 336/200
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D319,629	S *	9/1991	Hasegawa et al.	D13/182
5,420,558	A *	5/1995	Ito et al.	336/200
5,467,252	A *	11/1995	Nomi et al.	361/760
5,777,277	A *	7/1998	Inagawa	174/265
5,969,590	A *	10/1999	Gutierrez	336/200
6,114,937	A *	9/2000	Burghartz et al.	336/200
6,121,552	A *	9/2000	Brosnihan et al.	174/253

6,486,412	B2 *	11/2002	Kato	174/260
6,798,326	B2 *	9/2004	Iida	336/200
6,922,128	B2 *	7/2005	Vilander et al.	336/200
7,068,138	B2 *	6/2006	Edelstein et al.	336/200
7,126,452	B2 *	10/2006	Teshima et al.	336/200
2006/0266545	A1 *	11/2006	Takeuchi et al.	174/251
2007/0188287	A1 *	8/2007	Lien et al.	336/200
2007/0205856	A1 *	9/2007	Matsunaga et al.	336/200

* cited by examiner

Primary Examiner—Selina Sikder

(74) *Attorney, Agent, or Firm*—Osha Liang LLP

(57) **CLAIM**

The ornamental design for grooves formed around a semiconductor device on a circuit board, as shown and described.

DESCRIPTION

FIG. 1 is a plan view of a first embodiment of the grooves formed around a semiconductor device on a circuit board showing our new design;

FIG. 2 is an enlarged view of the area boxed by the dash-dot-dash line in FIG. 1;

FIG. 3 is a sectional view taken along line 3—3 in FIG. 2;

FIG. 4 is a sectional view taken along line 4—4 in FIG. 2;

FIG. 5 is a plan view of a second embodiment;

FIG. 6 is an enlarged view of the area boxed by the dash-dot-dash line in FIG. 5;

FIG. 7 is a sectional view taken along line 7—7 in FIG. 6;

FIG. 8 is a sectional view taken along line 8—8 in FIG. 6;

FIG. 9 is a plan view of a third embodiment;


FIG. 10 is an enlarged view of the area boxed by the dash-dot-dash line in FIG. 9;

FIG. 11 is a sectional view taken along line 11—11 in FIG. 10; and,

FIG. 12 is a sectional view taken along line 12—12 in FIG. 10.

The broken lines represent unclaimed subject matter.

1 Claim, 6 Drawing Sheets






FIG. 1




FIG. 2



FIG. 3



FIG. 4




FIG. 5




FIG. 6




FIG. 7



FIG. 8




FIG. 9




FIG. 10




FIG. 11



FIG. 12