



US00D559205S

(12) **United States Design Patent**  
**Takahashi et al.**

(10) **Patent No.:** **US D559,205 S**  
(45) **Date of Patent:** **\*\* Jan. 8, 2008**

(54) **PROGRAMMABLE LOGIC CONTROLLER**

(75) Inventors: **Kei Takahashi**, Kyoto (JP); **Heita Nada**, Kyoto (JP)

(73) Assignee: **Omron Corporation**, Kyoto (JP)

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/257,910**

(22) Filed: **Apr. 13, 2006**

(51) **LOC (8) Cl.** ..... **13-03**

(52) **U.S. Cl.** ..... **D13/173; D13/162.1**

(58) **Field of Classification Search** ..... D13/162,  
D13/162.1, 158, 173, 147, 182; D10/106;  
439/660, 568; 361/690, 678, 605, 752; 307/149,  
307/125, 113; 232/4 R, 1 D; 220/324, 3.8;  
109/173; 206/1.5

See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

D309,446 S *	7/1990	Russell	.....	D13/162.1
D326,088 S *	5/1992	Hudson et al.	.....	D13/184
D329,843 S *	9/1992	Ishida	.....	D13/162
D368,252 S *	3/1996	Nakai	.....	D13/162.1
D400,180 S *	10/1998	Shimizu	.....	D13/162.1
D400,509 S *	11/1998	Brunelle	.....	D13/162
5,947,748 A *	9/1999	Licht et al.	.....	439/59
D428,600 S *	7/2000	Futami et al.	.....	D13/162
D455,722 S *	4/2002	Vackar	.....	D13/184
D455,724 S *	4/2002	Cornille	.....	D13/184
D467,877 S *	12/2002	Mori et al.	.....	D13/154
D520,992 S *	5/2006	Lee	.....	D14/301
D527,349 S *	8/2006	Lee	.....	D13/162.1

**FOREIGN PATENT DOCUMENTS**

JP	D1260202	1/2006
JP	D1260203	1/2006
JP	D1268107	4/2006

\* cited by examiner

*Primary Examiner*—Selina Sikder

*Assistant Examiner*—Thomas J Johannes

(74) *Attorney, Agent, or Firm*—Harness, Dicky & Pierce, P.L.C.

(57) **CLAIM**

The ornamental design for a programmable logic controller, as shown and described.

**DESCRIPTION**

FIG. 1 is a front, bottom, left side perspective view of an embodiment of a programmable logic controller showing our new design;

FIG. 2 is a rear, top, right side perspective view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a rear elevational view thereof;

FIG. 5 is a top plan view thereof;

FIG. 6 is a bottom plan view thereof;

FIG. 7 is a right side elevational view thereof;

FIG. 8 is a left side elevational view thereof;

FIG. 9 is a front, bottom, left side perspective view showing a condition in which the terminal block covers are opened thereof;

FIG. 10 is a rear, top, right side perspective view showing a condition in which the terminal block covers are opened thereof;

FIG. 11 is a front elevational view showing a condition in which the terminal block covers are opened thereof;

FIG. 12 is a top plan view showing a condition in which the terminal block covers are opened thereof;

FIG. 13 is a bottom plan view showing a condition in which the terminal block covers are opened thereof;

FIG. 14 is a right side elevational view showing a condition in which the terminal block covers are opened thereof;

FIG. 15 is a left side elevational view showing a condition in which the terminal block covers are opened thereof;

FIG. 16 is a front, bottom, left side perspective view of another embodiment of a programmable logic controller showing our new design;





FIG. 17 is a front elevational view thereof;  
FIG. 18 is a rear elevational view thereof;  
FIG. 19 is a top plan view thereof;  
FIG. 20 is a bottom plan view thereof;  
FIG. 21 is a right side elevational view thereof;  
FIG. 22 is a left side elevational view thereof;  
FIG. 23 is a front, bottom, left side perspective view showing a condition in which the terminal block covers are opened thereof;  
FIG. 24 is a front elevational view showing a condition in which the terminal block covers are opened thereof;

FIG. 25 is a top plan view showing a condition in which the terminal block covers are opened thereof;  
FIG. 26 is a bottom plan view showing a condition in which the terminal block covers are opened thereof;  
FIG. 27 is a right side elevational view showing a condition in which the terminal block covers are opened thereof; and,  
FIG. 28 is a left side elevational view showing a condition in which the terminal block covers are opened thereof.  
The broken lines are shown in the figures for illustrative purposes only and form no part of the claimed design.

**1 Claim, 24 Drawing Sheets**




Fig. 1




Fig. 2

Fig. 3




Fig. 4




Fig. 5




Fig. 6






Fig. 8





Fig. 7






Fig. 9




Fig. 10

Fig.11




Fig. 12





Fig. 13






Fig. 15




Fig. 14





Fig. 16



Fig. 17






Fig. 18

Fig. 19




Fig. 20




Fig. 22





Fig. 21






Fig. 23

Fig. 24




Fig. 25






Fig. 26




Fig. 28




Fig. 27

