



US00D557041S

(12) **United States Design Patent**  
**Lee et al.**

(10) **Patent No.: US D557,041 S**  
(45) **Date of Patent: \*\* Dec. 11, 2007**

- (54) **CHIPS DISPLAY MODULE**
- (75) Inventors: **Thomas R. Lee**, Mission Viejo, CA (US); **Joseph Thomas Richardson**, Irvine, CA (US)
- (73) Assignee: **Behr Process Corporation**, Santa Ana, CA (US)
- (\*\*) Term: **14 Years**
- (21) Appl. No.: **29/221,166**
- (22) Filed: **Jan. 11, 2005**
- (51) **LOC (8) Cl. .... 06-04**
- (52) **U.S. Cl. .... D6/468**
- (58) **Field of Classification Search .... D6/468,**  
D6/464, 409, 509, 470-479, 436, 396, 397;  
312/107, 114, 117, 118, 140.1, 204; D14/307;  
211/189, 13.1  
See application file for complete search history.

D488,001 S	4/2004	Richardson et al.	
D488,318 S	4/2004	Richardson et al.	
D488,633 S	4/2004	Richardson et al.	
D493,045 S	7/2004	Richardson et al.	
D497,269 S	10/2004	Richardson et al.	
D497,495 S	10/2004	Richardson et al.	
D527,934 S *	9/2006	Lee et al. ....	D6/509
D528,835 S *	9/2006	Lee et al. ....	D6/509
D532,416 S *	11/2006	Lee et al. ....	D14/307
7,204,376 B2 *	4/2007	Richardson et al. ....	211/189
2005/0100210 A1	5/2005	Rice et al.	

\* cited by examiner

*Primary Examiner*—Janice E. Seeger  
*Assistant Examiner*—Sydney R Buffalow  
(74) *Attorney, Agent, or Firm*—Greenberg Traurig LLP;  
Franklin D. Ubell

(57) **CLAIM**

The ornamental design for a chips display module, as shown and described.

(56) **References Cited**  
U.S. PATENT DOCUMENTS


D213,076 S *	12/1968	Emery et al. ....	D6/464
3,838,266 A *	9/1974	Jonathan ....	362/127
D278,954 S *	5/1985	Bolyn ....	D6/409
6,331,858 B2	12/2001	Fisher	
6,563,510 B1	5/2003	Rice et al.	
6,632,093 B1	10/2003	Rice et al.	
D481,882 S	11/2003	Richardson et al.	
D481,883 S	11/2003	Richardson et al.	
D481,884 S	11/2003	Richardson et al.	
D482,207 S	11/2003	Richardson et al.	

**DESCRIPTION**

FIG. 1 is a front perspective of the chips display module; FIG. 2 is a front plan view of the chips display module; and, FIG. 3 is a left side cross-sectional side view of the chips display module, the right side cross-sectional side view being a mirror image.

The broken lines shown in the drawings are for illustrative purposes only and form no part of the claimed design.

**1 Claim, 3 Drawing Sheets**






FIG. 1




FIG. 2

*FIG. 3*

