

US00D540273S

(12) **United States Design Patent** (10) **Patent No.:** **US D540,273 S**
Higashibata (45) **Date of Patent:** **** *Apr. 10, 2007**

- (54) **SEMICONDUCTOR MODULE**
- (75) Inventor: **Kazuaki Higashibata, Yasu (JP)**
- (73) Assignee: **Murata Manufacturing Co., Ltd. (JP)**
- (*) Notice: This patent is subject to a terminal disclaimer.
- (**) Term: **14 Years**
- (21) Appl. No.: **29/238,805**
- (22) Filed: **Sep. 22, 2005**
- (30) **Foreign Application Priority Data**
Apr. 18, 2005 (JP) 2005-011531
- (51) **LOC (8) Cl.** **13-03**
- (52) **U.S. Cl.** **D13/182**
- (58) **Field of Classification Search** D13/182;
257/177, 197, 666, 684, 686, 689, 775; 361/820
See application file for complete search history.

- (56) **References Cited**
U.S. PATENT DOCUMENTS
D318,461 S * 7/1991 Hasegawa et al. D13/182
5,994,772 A * 11/1999 Shin 257/701
6,127,729 A * 10/2000 Fukuda 257/736

6,373,447 B1 *	4/2002	Rostoker et al.	343/895
6,781,239 B1 *	8/2004	Yegnashankaran et al. .	257/777
6,836,002 B2 *	12/2004	Chikawa et al.	257/666
6,992,395 B2 *	1/2006	Fukasawa	257/777
2006/0043544 A1 *	3/2006	Tsukamoto et al.	257/666
2006/0097374 A1 *	5/2006	Egawa	257/686
2006/0131715 A1 *	6/2006	Satou et al.	257/686

* cited by examiner
Primary Examiner—Selina Sikder
(74) *Attorney, Agent, or Firm*—Dickstein, Shapiro, LLP.

(57) **CLAIM**

The ornamental design for a semiconductor module, as shown.

DESCRIPTION

FIG. 1 is a front view of a semiconductor module showing our new design;
FIG. 2 is a rear view thereof;
FIG. 3 is a top plan view thereof;
FIG. 4 is a bottom plan view thereof;
FIG. 5 is a left side view thereof; and,
FIG. 6 is a right side view thereof.
The broken lines shown in the drawings are for illustrative purposes only and form no part of the claimed design.

1 Claim, 2 Drawing Sheets




FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6

