



US00D523403S

(12) **United States Design Patent**
Mizukoshi

(10) **Patent No.:** **US D523,403 S**
(45) **Date of Patent:** **** Jun. 20, 2006**

(54) **SUBSTRATE FOR A SEMICONDUCTOR DEVICE**

(75) Inventor: **Yukiko Mizukoshi**, Kita-ku (JP)

(73) Assignee: **Kabushiki Kaisha Toshiba** (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/217,556**

(22) Filed: **Nov. 19, 2004**

(30) **Foreign Application Priority Data**

Sep. 9, 2004 (JP) 2004-027496

(51) **LOC (8) Cl.** **13-03**

(52) **U.S. Cl.** **D13/182**

(58) **Field of Classification Search** D13/182;
174/52.1, 255, 256; 257/676, 678, 691; 361/760
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D319,814 S * 9/1991 Hasegawa et al. D13/182
6,268,650 B1 * 7/2001 Kinsman et al. 257/691
D457,146 S 5/2002 Yamamoto et al.
6,515,355 B1 * 2/2003 Jiang et al. 257/678
6,531,335 B1 * 3/2003 Grigg 438/106
D473,198 S 4/2003 Ozawa et al.

2002/0064901 A1 * 5/2002 Miyazaki et al. 438/106
2002/0093082 A1 * 7/2002 Miyamoto et al. 257/678
2003/0064542 A1 * 4/2003 Corisis 438/106
2003/0165051 A1 * 9/2003 Kledzik et al. 361/760

FOREIGN PATENT DOCUMENTS

JP D1145773 7/2002
JP D1166594 3/2003
JP D1166916 3/2003

* cited by examiner

Primary Examiner—Stella Reid
Assistant Examiner—Selina Sikder

(74) *Attorney, Agent, or Firm*—Banner & Witcoff, Ltd.

(57) **CLAIM**

The ornamental design for a substrate for a semiconductor device, as shown and described.

DESCRIPTION

FIG. 1 is a top plan view of a substrate for a semiconductor device, showing my new design; the opposite side being a mirror image thereof;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a right side elevational view thereof; the opposite side being a mirror image thereof; and,

FIG. 4 is a rear elevational view thereof.

1 Claim, 2 Drawing Sheets






Fig. 1




Fig. 2




Fig. 3




Fig.4