



US00D512030S

(12) **United States Design Patent**  
**Sato et al.**

(10) **Patent No.: US D512,030 S**  
(45) **Date of Patent: \*\* Nov. 29, 2005**

(54) **TWIN AND PARALLEL DIODE WITH LEAD TERMINALS**

(75) Inventors: **Hirofumi Sato**, Kyoto (JP); **Kazunari Sato**, Kyoto (JP); **Koichi Fujii**, Kyoto (JP)

(73) Assignee: **Angel Co., Ltd.**, Kyoto (JP)

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/220,297**

(22) Filed: **Dec. 28, 2004**

(51) **LOC (8) Cl.** ..... **13-03**

(52) **U.S. Cl.** ..... **D13/180**

(58) **Field of Search** ..... D13/180; D26/2;  
257/79, 80, 81, 82, 88, 89, 95, 98, 99,  
100, 433, 434, 666; 313/483, 498, 500;  
361/820; 362/235, 555, 800; 372/45

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

3,900,813 A \* 8/1975 Masuda et al. .... 338/32 R  
6,316,832 B1 \* 11/2001 Tsuzuki et al. .... 257/747

6,696,636 B2 \* 2/2004 Yoshikawa et al. .... 136/244  
6,803,514 B2 \* 10/2004 Takeyama ..... 136/251  
6,864,509 B2 \* 3/2005 Worley ..... 257/80  
2002/0005523 A1 \* 1/2002 Taniguchi et al. .... 257/79  
2004/0155321 A1 \* 8/2004 Abbott ..... 257/666

\* cited by examiner

*Primary Examiner*—Stella Reid  
*Assistant Examiner*—Selina Sikder

(74) *Attorney, Agent, or Firm*—Westeman, Hattori, Daniels & Adrian, LLP

(57) **CLAIM**

The ornamental design for twin and parallel diode with lead terminals, as shown.

**DESCRIPTION**

FIG. 1 is a top view of twin and parallel diode with lead terminals showing our new design;  
FIG. 2 is a bottom view thereof;  
FIG. 3 is a front view thereof;  
FIG. 4 is a rear view thereof;  
FIG. 5 is a right side view thereof; and,  
FIG. 6 is a left side view thereof.

**1 Claim, 1 Drawing Sheet**




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5



Fig. 6

