

US00D508681S

(12) **United States Design Patent**  
**Enderlein et al.**

(10) **Patent No.:** **US D508,681 S**

(45) **Date of Patent:** **\*\* Aug. 23, 2005**

(54) **CIRCUIT BOARD**

(75) Inventors: **Janos-Gerold Enderlein**, Berlin (DE);  
**Jörg Romahn**, Berlin (DE)

(73) Assignee: **Siemens Aktiengesellschaft**, Munich  
(DE)

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/180,814**

(22) Filed: **May 1, 2003**

(30) **Foreign Application Priority Data**

Nov. 1, 2002 (DE) ..... 4 02 09 145

(51) **LOC (8) Cl.** ..... **13-03**

(52) **U.S. Cl.** ..... **D13/182**

(58) **Field of Search** ..... D13/182; 29/829,  
29/843; 174/250, 260, 265; 361/720, 736,  
748, 760, 761

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,651,416 A \* 3/1987 DePaul ..... 29/837  
D292,698 S \* 11/1987 DeVita et al. .... D13/182  
5,148,350 A \* 9/1992 Chan et al. .... 361/721

5,296,652 A \* 3/1994 Miller, Jr. .... 174/265  
5,903,441 A \* 5/1999 Dean et al. .... 361/756  
6,235,995 B1 \* 5/2001 Cheng et al. .... 174/254  
6,479,755 B1 \* 11/2002 Kim et al. .... 174/250  
6,606,250 B1 \* 8/2003 Shi ..... 361/760

\* cited by examiner

*Primary Examiner*—Stella Reid  
*Assistant Examiner*—Selina Sikder

(74) *Attorney, Agent, or Firm*—Morrison & Foerster LLP


(57) **CLAIM**

The ornamental design for a circuit board, as shown and described.

**DESCRIPTION**

FIG. 1 is a front perspective of the invention.  
FIG. 2 is a plan elevation of the invention.  
FIG. 3 is a bottom plan of the invention.  
FIG. 4 is a front elevation of the invention.  
FIG. 5 is a rear elevation of the invention.  
FIG. 6 is a right end elevation of the invention; and,  
FIG. 7 is a left end elevation of the invention.  
The broken lines define the boundary of the claimed design and form no part of the claimed design.

**1 Claim, 4 Drawing Sheets**






FIG. 1




FIG. 2



FIG. 3



FIG. 4



FIG. 5



FIG. 6



FIG. 7