

US00D503386S

(12) **United States Design Patent**  
**Matsuoka**

(10) **Patent No.:** **US D503,386 S**  
(45) **Date of Patent:** **\*\* Mar. 29, 2005**

(54) **BOARD MOUNT CONNECTOR**

(75) Inventor: **Hiroyuki Matsuoka**, Yokohama (JP)  
(73) Assignee: **3M Innovative Properties Company**,  
St. Paul, MN (US)  
(\*\*) Term: **14 Years**

(21) Appl. No.: **29/189,408**  
(22) Filed: **Sep. 4, 2003**

(30) **Foreign Application Priority Data**

Mar. 20, 2003 (JP) ..... 2003-007531

(51) **LOC (7) Cl.** ..... **13-03**  
(52) **U.S. Cl.** ..... **D13/147**  
(58) **Field of Search** ..... D13/146, 147;  
439/79, 108, 281, 404, 529, 532, 533, 542,  
607, 608, 677, 680

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,106,838	A	*	8/1978	Jayne et al.	.....	439/404
D340,912	S	*	11/1993	Miller	.....	D13/154
5,531,604	A	*	7/1996	Huang	.....	439/79
D407,375	S	*	3/1999	Aramaki	.....	D13/147
6,116,954	A	*	9/2000	Ries	.....	439/596
D437,829	S	*	2/2001	Sato et al.	.....	D13/147
D448,731	S	*	10/2001	McCoy et al.	.....	D13/147
D455,124	S	*	4/2002	Miya et al.	.....	D13/147

**FOREIGN PATENT DOCUMENTS**

JP 11288760 10/1999

**OTHER PUBLICATIONS**

“High Speed High Density Electronic & Electrical Connectors & Interconnects From Samtec”, Samtec, Inc., P.O. Box 1147, Albany IN 47150, USA; [available on the internet Dec., 2002], [retrieved from the internet on Oct. 7, 2003]; <http://www.samtec.com>, pp 4.

\* cited by examiner

*Primary Examiner*—Prabhakar Deshmukh  
*Assistant Examiner*—Selina Sikder

(74) *Attorney, Agent, or Firm*—Melanie G. Gover

(57) **CLAIM**

The ornamental design for a board mount connector, as shown and described.

**DESCRIPTION**

This article relates to a pin type composite connector having two rows of connector portions for signal and power. FIG. 1 is a front view of the board mount connector. FIG. 2 is a rear view of the board mount connector of FIG. 1.

FIG. 3 is a right side view of the board mount connector of FIG. 1.


FIG. 4 is a top side view of the board mount connector of FIG. 1.


FIG. 5 is a bottom side view of the board mount connector of FIG. 1; and,

FIG. 6 is a cross-sectional view taken along line 6—6 of FIG. 1.


The broken line showing of the environment is for illustrative purpose only and forms no part of the claimed design.

**1 Claim, 2 Drawing Sheets**







*Fig. 1*




*Fig. 2*




*Fig. 3*



*Fig. 4*



*Fig. 5*



*Fig. 6*