



US00D475982S

(12) **United States Design Patent**
Hori et al.

(10) **Patent No.:** **US D475,982 S**

(45) **Date of Patent:** **** Jun. 17, 2003**

(54) **SEMICONDUCTOR DEVICE**

(75) Inventors: **Tetsuji Hori**, Yokohama (JP); **Takayuki Yoshihira**, Yokohama (JP); **Yuuji Hiyama**, Yokohama (JP); **Gentaro Ookura**, Tokyo (JP)

(73) Assignee: **Kabushiki Kaisha Toshiba**, Tokyo (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/167,095**

(22) Filed: **Sep. 10, 2002**

(30) **Foreign Application Priority Data**

Mar. 11, 2002	(JP)	2002-006215
Mar. 11, 2002	(JP)	2002-006216

(51) **LOC (7) Cl.** **13-03**

(52) **U.S. Cl.** **D13/182**

(58) **Field of Search** D13/110, 123, D13/125, 179, 182; 174/16.3, 52.1, 52.2, 52.4; 211/261, 4.17, 162; 361/718, 728, 747, 748, 760, 774, 784, 785, 813, 820

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,401,910	A *	3/1995	Mandai et al.	174/250
5,450,286	A *	9/1995	Jacques et al.	361/749
5,459,641	A *	10/1995	Kuriyama	361/760
5,726,859	A *	3/1998	Khadem et al.	361/760
D396,846	S *	8/1998	Nakayama et al.	D13/182
6,232,655	B1 *	5/2001	Sugimura	257/690
D444,132	S *	6/2001	Iwanishi et al.	D13/182
6,330,165	B1 *	12/2001	Kohjiro et al.	361/760
6,459,048	B1 *	10/2002	Sakai et al.	174/261

OTHER PUBLICATIONS

Catalog of a chip size package (VMN4).
Extract of Nihon Kogyo Shimbun (Newspaper) showing a chip-type Transistor package (E-CSP).

* cited by examiner

Primary Examiner—Ted Shooman

Assistant Examiner—Selina Sikder

(74) *Attorney, Agent, or Firm*—Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

(57) **CLAIM**

The ornamental design for a semiconductor device, as shown and described.

DESCRIPTION

FIG. 1 is a front perspective view of a semiconductor device, showing our new design;

FIG. 2 is a rear perspective view thereof;

FIG. 3 is a top plan view thereof; a bottom plan view being a mirror image thereof;

FIG. 4 is a right side elevational view thereof; a left side elevational view being a mirror image thereof;

FIG. 5 is a front elevational view thereof;

FIG. 6 is a rear elevational view thereof;

FIG. 7 is a front perspective view of a second embodiment of a semiconductor device, showing our new design;

FIG. 8 is a rear perspective view thereof;



FIG. 9 is a top plan view thereof; a bottom plan view being a mirror image thereof;

FIG. 10 is a right side elevational view thereof; a left side elevational view being a mirror image thereof;

FIG. 11 is a front elevational view thereof; and,

FIG. 12 is a rear elevational view thereof.

1 Claim, 4 Drawing Sheets






Fig.1




Fig.2




Fig.3




Fig.5




Fig.4




Fig.6




Fig.7




Fig.8




Fig.9




Fig.11




Fig.10




Fig.12