



US00D467543S

(12) **United States Design Patent**
Sakasegawa

(10) **Patent No.:** **US D467,543 S**

(45) **Date of Patent:** **** Dec. 24, 2002**

(54) **SIGNAL INPUT/OUTPUT DEVICE**

D433,998 S * 11/2000 Ishitsuka et al. D13/123

D448,344 S * 9/2001 Ishitsuka et al. D13/123

(75) Inventor: **Takeshi Sakasegawa, Abiko (JP)**

* cited by examiner

(73) Assignee: **SMC Kabushiki Kaisha, Tokyo (JP)**

Primary Examiner—Lisa Lichtenstein

(**) Term: **14 Years**

(74) *Attorney, Agent, or Firm*—Frishauf, Holtz, Goodman & Chick, P.C.

(21) Appl. No.: **29/151,152**

(57) **CLAIM**

(22) Filed: **Nov. 1, 2001**

The ornamental design for a signal input/output device, as shown.

(30) **Foreign Application Priority Data**

May 9, 2001 (JP) 2001-013256

DESCRIPTION

(51) **LOC (7) Cl.** **13-03**

FIG. 1 is a top, front and left side perspective view of a signal input/output device showing my new design;

(52) **U.S. Cl.** **D13/123**

FIG. 2 is a front view thereof;

(58) **Field of Search** D13/123, 110,
D13/184; 439/639, 540.1, 654

FIG. 3 is a rear view thereof;

FIG. 4 is a top plan view thereof;

FIG. 5 is a bottom plan view thereof;

FIG. 6 is a right side view thereof; and,

FIG. 7 is a left side view thereof.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D413,323 S * 8/1999 Tashiro D13/123

1 Claim, 4 Drawing Sheets




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

