



US00D457146S

(12) **United States Design Patent**
Yamamoto et al.

(10) **Patent No.:** **US D457,146 S**
(45) **Date of Patent:** **** May 14, 2002**

(54) **SUBSTRATE FOR A SEMICONDUCTOR ELEMENT**

(75) Inventors: **Kazuhiro Yamamoto**, Ninomiya-machi;
Tadaharu Hashiguchi, Yokohama, both
of (JP)

(73) Assignee: **Kabushiki Kaisha Toshiba**, Tokyo (JP)

(**) Term: **14 Years**

(21) Appl. No.: **29/142,483**

(22) Filed: **May 29, 2001**

(30) **Foreign Application Priority Data**

Nov. 29, 2000 (JP) 2000-033958

(51) **LOC (7) Cl.** **13-03**

(52) **U.S. Cl.** **D13/182**

(58) **Field of Search** D13/182; 174/52.1,
174/52.4; 257/666, 678, 688, 690, 691,
692, 696, 697, 703, 777, 778, 779, 780;
361/679, 728, 748, 761

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,471,158 A * 9/1984 Roberts 174/52.4

4,602,271 A * 7/1986 Dougherty, Jr. et al. 257/700
D319,045 S * 8/1991 Hasegawa et al. D13/182
D319,629 S * 9/1991 Hasegawa et al. D13/182
D319,814 S * 9/1991 Hasegawa et al. D13/182
5,895,967 A * 4/1999 Stearns et al. 257/691
D442,150 S * 5/2001 Kang D13/182

* cited by examiner

Primary Examiner—Ted Shooman

Assistant Examiner—Selina Sikder

(74) *Attorney, Agent, or Firm*—Banner & Witcoff, Ltd.

(57) **CLAIM**

The ornamental design for a substrate for a semiconductor element, as shown and described.

DESCRIPTION

FIG. 1 is a right side elevational view of a substrate for a semiconductor element, showing our new design; the opposite side being an identical image thereof;

FIG. 2 is a top plan view thereof; the opposite side being an identical image thereof;

FIG. 3 is a front elevational view thereof; and,

FIG. 4 is a rear elevational view thereof.

1 Claim, 1 Drawing Sheet






Fig. 1



Fig. 2




Fig. 3




Fig. 4