



US00D438814S

(12) **United States Design Patent**  
**Sinha et al.**

(10) **Patent No.:**

**US D438,814 S**

(45) **Date of Patent:**

**\*\* Mar. 13, 2001**

(54) **MINIATURE TABLET**

(76) Inventors: **Pawan Sinha**, 100 Memorial Dr., Apt. 8-4C, Cambridge, MA (US) 02142;  
**Pamela R. Lipson**, 217 Thorndike St., #109, Cambridge, MA (US) 02141;  
**Keith R. Kluender**, 5718 Tolman Ter., Madison, WI (US) 53711

(\*\*) Term: **14 Years**

(21) Appl. No.: **29/110,990**

(22) Filed: **Sep. 17, 1999**

(51) **LOC (7) Cl.** ..... **11-01**

(52) **U.S. Cl.** ..... **D11/82**

(58) **Field of Search** ..... D11/1, 2, 40, 43-44, D11/48-49, 78, 79, 80-82, 95, 99, 100, 101, 107, 104, 116, 62, 54, 102; 63/13, 14.1, 23

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

D. 39,413 \* 7/1908 Denton et al. .... D11/82  
3,647,279 \* 3/1972 Sharpless et al. .... 63/23

\* cited by examiner

*Primary Examiner*—Ralf Seifert

(74) *Attorney, Agent, or Firm*—Townsend and Townsend and Crew LLP

(57) **CLAIM**

The ornamental design for miniature tablet, as shown and described.

**DESCRIPTION**

The depicted miniature tablet is comprised of an ornamental design on a substrate. Semiconductor processes may be used to create the ornamental design on, for example, a semiconductor substrate. The ornamental design comprises columns of text overlaid with a graphic. As geometries of the text in the columns are so minute, the figures cannot accurately portray the content of this text.

This application is being filed concurrently with related U.S. patent applications: provisional Ser. No. 60/154,401 entitled “A VLSI-based System for Durable High-density Information Storage”; Ser. No. 29/110,989, design patent entitled “Miniature Tablet”; Ser. No. 29/111,068, design patent entitled “Miniature Tablet”, Ser. No. 29/110,991, design patent entitled “Miniature Tablet”; and, Ser. No. 29/110,964, design patent entitled “Miniature Tablet”.

FIG. 1 is a front-top perspective view of a miniature tablet showing my new design;


FIG. 2 is a top plan view thereof;

FIG. 3 is a front elevational view, the rear elevational view being a mirror image thereof;

FIG. 4 is a right side elevational view, the left side elevational view being a mirror image thereof; and,

FIG. 5 is a bottom plan view thereof.

**1 Claim, 2 Drawing Sheets**






Fig. 1




Fig. 2



Fig. 3



Fig. 4




Fig. 5