



US00D434396S

United States Patent [19] Iwasaki

[11] **Patent Number: Des. 434,396**

[45] **Date of Patent: ** Nov. 28, 2000**

[54] **IC CARD**

[75] Inventor: **Hiroshi Iwasaki**, Yokohama, Japan

[73] Assignee: **Kabushiki Kaisha Toshiba**, Kawasaki, Japan

[**] Term: **14 Years**

[21] Appl. No.: **29/107,610**

[22] Filed: **Jul. 12, 1999**

[30] **Foreign Application Priority Data**

Jan. 22, 1999 [JP] Japan 11-1431

[51] **LOC (7) Cl.** **14-02**

[52] **U.S. Cl.** **D14/117**

[58] **Field of Search** D14/114, 117;
D13/182; 235/382.5, 375, 487-94, 441-3;
361/736-7, 752; 174/52.1; 283/75-77, 48.1,
107, 901; D19/9-10

[56] **References Cited**

U.S. PATENT DOCUMENTS

- D. 267,009 11/1982 Doi D14/117
- D. 298,327 11/1988 Kimura D14/114
- D. 368,903 4/1996 Ohmori et al. D14/117
- D. 369,156 4/1996 Ohmori et al. D14/117
- D. 369,157 4/1996 Ohmori et al. D14/117
- D. 375,303 11/1996 Gaumet D14/117
- D. 379,006 4/1997 Gaumet D14/117

- D. 389,130 1/1998 Ishihara D14/114
- D. 407,392 3/1999 Kleineidam D14/117
- 3,421,241 1/1969 Hochberg .
- 5,933,328 8/1999 Wallace et al. 361/737

OTHER PUBLICATIONS

Toshiba, pp. 1-32, "Toshiba MOS Digital Integrated Circuit Silicon Gate CMOS 128Mbit (16Mx8bit) CMOS NAND E²PROM (16M Byte SmartMedia™)", Nov. 6, 1998.
Toshiba, pp. 1-32, "Toshiba MOS Digital Integrated Circuit Silicon Gate CMOS 64Mbit (8Mx8bit) CMOS NAND E²PROM (8M Byte SmartMedia™)", Nov. 6, 1998.

Primary Examiner—M. H. Tung
Attorney, Agent, or Firm—Oblon, Spivak, McClelland, Maier & Neustadt, P.C.


[57] **CLAIM**

The ornamental design for an IC card, as shown.

DESCRIPTION

FIG. 1 is a front, bottom and right side perspective view of an IC card, showing my new design;
FIG. 2 is a top plan view thereof;
FIG. 3 is a right side elevational view thereof;
FIG. 4 is a front elevational view thereof;
FIG. 5 is a bottom plan view thereof;
FIG. 6 is a left side elevational view thereof; and,
FIG. 7 is a rear elevational view thereof.

1 Claim, 2 Drawing Sheets






Fig. 1



Fig. 2




Fig. 4




Fig. 6




Fig. 7



Fig. 3



Fig. 5