US00D432096S

United States Patent [19]

Jeon et al.

[11] **Patent Number: Des. 432,096**

[45] **Date of Patent: ** Oct. 17, 2000**

[54] **SEMICONDUCTOR MODULE**

[75] Inventors: **Jun-Young Jeon**; **Se-Yong Oh**, both of Seoul; **Hai-Jeong Sohn**, Suwon; **Young-Hee Song**, Kyungki-Do, all of Rep. of Korea

[73] Assignee: **Samsung Electronics Co., Ltd.**, Suwon, Rep. of Korea

[**] Term: **14 Years**

[21] Appl. No.: **29/117,449**

[22] Filed: **Jan. 24, 2000**

[30] **Foreign Application Priority Data**

Nov. 24, 1999 [KR] Rep. of Korea 99-28251

[51] **LOC (7) Cl.** **13-03**

[52] **U.S. Cl.** **D13/182**

[58] **Field of Search** D13/182; 174/52.4, 174/52.5; 257/690; 361/752, 798, 820

[56] **References Cited**

U.S. PATENT DOCUMENTS

D. 259,783	7/1981	Mochizuki et al.	D13/182
D. 356,068	3/1995	Yeomans	D13/182
5,347,160	9/1994	Sutrina	257/690 X

Primary Examiner—Brian N. Vinson

Attorney, Agent, or Firm—Ladas & Parry

[57] **CLAIM**

The ornamental design for a semiconductor module, as shown and described.

DESCRIPTION

FIG. **1** is a perspective view showing our design;
FIG. **2** is a front view thereof
FIG. **3** is a rear view thereof;
FIG. **4** is a right-hand side view thereof;
FIG. **5** is a left-hand side view thereof;
FIG. **6** is a top plan view thereof; and,
FIG. **7** is a bottom plan view thereof.

1 Claim, 5 Drawing Sheets





FIG. 1



FIG. 2

FIG. 3



FIG. 4



FIG. 5



FIG. 6



FIG. 7