



US00D426202S

United States Patent [19]

[11] Patent Number: **Des. 426,202**

Klinker

[45] Date of Patent: **** *Jun. 6, 2000**

[54] **INDENTED PORTION OF A PROCESSOR PACKAGE COVER PLATE**

[75] Inventor: **Thomas S. Klinker**, San Francisco, Calif.

[73] Assignee: **Intel Corporation**, Santa Clara, Calif.

[*] Notice: This patent is subject to a terminal disclaimer.

[**] Term: **14 Years**

[21] Appl. No.: **29/089,200**

[22] Filed: **Jun. 9, 1998**

[51] **LOC (7) Cl.** **14-02**

[52] **U.S. Cl.** **D14/114**

[58] **Field of Search** D14/114, 117, D14/115, 120; D13/182; 206/706, 709; 340/825.22; 235/492; 361/816, 753, 737, 424; 257/678; 364/200, 239.3, 401, 479, 587; 370/364; 379/269, 279, 399; 380/23-4; 395/310, 376, 393, 325, 652, 670, 675, 568, 800; 455/3.1

[56] **References Cited**

U.S. PATENT DOCUMENTS

- D. 257,770 1/1981 Loofbourow D14/121
- D. 263,222 3/1982 Driscoll D14/121
- D. 267,714 1/1983 Tajima et al. D14/121
- D. 320,203 9/1991 Ashida .
- D. 321,429 11/1991 Kojo .
- D. 337,111 7/1993 Hata D14/121
- D. 343,833 2/1994 Barr et al. .

- D. 344,504 2/1994 Barr et al. .
- D. 344,725 3/1994 Barr et al. .
- D. 355,414 2/1995 Inoue et al. .
- D. 362,846 10/1995 Inoue et al. .
- D. 365,556 12/1995 Inoue et al. .
- D. 369,352 4/1996 Iwakami .
- D. 371,353 7/1996 Ashida et al. .
- D. 374,442 10/1996 Ozaki .
- D. 374,665 10/1996 Miyaki .
- D. 376,795 12/1996 Ashida .
- D. 377,488 1/1997 Ashida .
- D. 379,977 6/1997 Ueda .
- D. 382,552 8/1997 Tomlinson, Jr. D14/114
- D. 382,862 8/1997 Nakayama et al. D14/107
- D. 387,745 12/1997 Evans D14/114
- 5,032,543 7/1991 Black et al. 438/107

Primary Examiner—M. H. Tung
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman LLP

[57] **CLAIM**

The ornamental design for an indented portion of a processor package cover plate, as shown and described.


DESCRIPTION

FIG. 1 is a perspective view of an indented portion of a processor package cover plate; and, FIG. 2 is a front view thereof.

The oblique line shading in FIGS. 1 and 2 represents a glossy surface.

The broken line drawing of a processor package in both views is for illustrative purposes only and forms no part of the claimed design.

1 Claim, 2 Drawing Sheets






FIG. 1




FIG. 2