



US00D420983S

United States Patent [19] Choi

[11] **Patent Number: Des. 420,983**

[45] **Date of Patent: ** Feb. 22, 2000**

[54] **SEMICONDUCTOR POWER PACKAGE WITH THREE LEADS**

5,861,721 1/1999 Johnson 315/291

OTHER PUBLICATIONS

[75] Inventor: **KangRim Choi**, Santa Clara, Calif.

Ixys Corporation Product Catalog, p. 18, HiPerFET™ Power Mosfets.

[73] Assignee: **IXYS Corporation**, Santa Clara, Calif.

Primary Examiner—Adir Aronovich

[**] Term: **14 Years**

Attorney, Agent, or Firm—Townsend and Townsend and Crew

[21] Appl. No.: **29/095,110**

[57] CLAIM

[22] Filed: **Oct. 16, 1998**

The ornamental design for a semiconductor power package with three leads, as shown and described.

[51] **LOC (7) Cl.** **13-03**

[52] **U.S. Cl.** **D13/182**

[58] **Field of Search** D13/182, 199;
257/690, 692, 693, 694, 697; 315/291;
361/744

DESCRIPTION

[56] References Cited

U.S. PATENT DOCUMENTS

D. 202,271	9/1965	Wule	D13/182
D. 277,955	3/1985	Takahashi	D13/182
D. 288,557	3/1987	Bois	D13/182
5,754,405	5/1998	Derouiche	361/744

FIG. 1 is a perspective view of a semiconductor power package with three leads showing my new design; FIG. 2 is a top plan view thereof; FIG. 3 is a right side elevational view thereof, the left side elevational view being a mirror image; FIG. 4 is a bottom plan view thereof; FIG. 5 is a rear elevational view thereof; and, FIG. 6 is a front elevational view thereof.

1 Claim, 2 Drawing Sheets




Fig. 1




Fig. 3




Fig. 2




Fig. 5




Fig. 4




Fig. 6

