



US00D418482S

**United States Patent** [19]  
**MacKay**

[11] **Patent Number: Des. 418,482**  
[45] **Date of Patent: \*\* Jan. 4, 2000**

[54] **IN-LINE GROUND FAULT CIRCUIT INTERRUPTER**

[75] Inventor: **Peter MacKay**, Warwick, R.I.  
[73] Assignee: **Tower Manufacturing Corporation**, Providence, R.I.  
[\*\*] Term: **14 Years**

[21] Appl. No.: **29/092,117**  
[22] Filed: **Aug. 12, 1998**

[51] **LOC (7) Cl.** ..... **13-03**  
[52] **U.S. Cl.** ..... **D13/160**  
[58] **Field of Search** ..... D13/138.1, 138.2,  
D13/160, 162, 178; 174/65 R, 77 R, 92;  
361/42, 45, 115

[56] **References Cited**

**U.S. PATENT DOCUMENTS**

D. 285,434	9/1986	Panas	.....	D13/160
D. 313,971	1/1991	Rosenbaum et al.	.....	D13/160
D. 358,368	5/1995	Howard et al.	.....	D13/160
D. 401,908	12/1998	Cook	.....	D13/160
5,684,272	11/1997	Gernhardt et al.	.....	174/65 R

*Primary Examiner*—Adir Aronovich  
*Attorney, Agent, or Firm*—Kriegsman & Kriegsman

[57] **CLAIM**


The ornamental design for an in-line ground fault circuit interrupter, as shown and described.

**DESCRIPTION**

FIG. 1 is a front perspective view of an in-line ground fault circuit interrupter showing my new design;  
FIG. 2 is a front view of the in-line ground fault circuit interrupter shown in FIG. 1;  
FIG. 3 is a left side view of the in-line ground fault circuit interrupter shown in FIG. 1, the undisclosed right side view being a mirror image thereof;  
FIG. 4 is a rear view of the in-line ground fault circuit interrupter shown in FIG. 1; and,  
FIG. 5 is a bottom view of the in-line ground fault circuit interrupter shown in FIG. 1, the undisclosed top view being a mirror image thereof.

The broken lines shown in FIGS. 1-4 are illustrated for environmental purposes only and form no part of the claimed design.

**1 Claim, 2 Drawing Sheets**






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5