



US00D413109S

United States Patent [19] Klinker

[11] Patent Number: Des. 413,109

[45] Date of Patent: ** *Aug. 24, 1999

[54] PROCESSOR PACKAGE COVER PLATE

[75] Inventor: **Thomas S. Klinker**, San Francisco, Calif.

[73] Assignee: **Intel Corporation**, Santa Clara, Calif.

[*] Notice: This patent is subject to a terminal disclaimer.

[**] Term: **14 Years**

[21] Appl. No.: **29/062,471**

[22] Filed: **Nov. 15, 1996**

[51] LOC (6) Cl. **14-02**

[52] U.S. Cl. **D14/114; D14/107; D14/117**

[58] Field of Search D14/114, 115, D14/117, 120; D13/182; D18/12; 206/706, 709; 340/825.22; 235/492; 361/816, 753, 737, 424; 257/678; 364/200, 239.3, 401.479, 578; 370/364; 379/269, 279, 399; 380/23, 24; 395/310, 376, 393, 325, 652, 670, 672, 675, 568, 800; 455/3.1

[56] **References Cited**

U.S. PATENT DOCUMENTS

- D. 305,886 2/1990 Banjo et al. D14/117
- D. 313,229 12/1990 Audebert et al. D14/117
- D. 320,203 9/1991 Ashida .
- D. 320,225 9/1991 Ido et al. D18/12
- D. 321,429 11/1991 Kojo .
- D. 343,833 2/1994 Barr et al. .
- D. 344,504 2/1994 Barr et al. .
- D. 344,725 3/1994 Barr et al. .
- D. 355,414 2/1995 Inoue et al. .
- D. 362,846 10/1995 Inoue et al. .
- D. 364,861 12/1995 Luong D14/114

- D. 365,556 12/1995 Inoue et al. .
- D. 369,352 4/1996 Iwakami .
- D. 371,353 7/1996 Ashida et al. .
- D. 373,349 9/1996 Millard D13/182 X
- D. 374,442 10/1996 Ozaki .
- D. 374,665 10/1996 Miyaki .
- D. 375,941 11/1996 Kerklaan D13/182
- D. 376,795 12/1996 Ashida .
- D. 377,488 1/1997 Ashida .
- D. 379,977 6/1997 Ueda .
- 4,386,388 5/1983 Beun D13/182 X
- 5,260,601 11/1993 Bandouin et al. 257/678
- 5,528,459 6/1996 Ainsbury et al. 361/737

Primary Examiner—Freda Nunn
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman

[57] **CLAIM**


The ornamental design for a processor package cover plate, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of a processor package cover plate on a processor package including an indented area on the surface of the processor package cover plate; FIG. 2-4 are front, top, and back views, respectively, of the processor package cover plate on the processor package; FIG. 5-7 are right, left, and bottom views, respectively, of the processor package cover plate on the processor package; and, FIG. 8 is a cross sectional view of the processor package cover plate on the processor package taken along line 8-8 of FIG. 2.

The processor package is shown in broken lines in the views for illustrative purposes only and forms no part of the claimed design.

1 Claim, 3 Drawing Sheets






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8