



US00D412888S

United States Patent [19] Coveley

[11] Patent Number: Des. 412,888

[45] Date of Patent: ** Aug. 17, 1999

[54] **INTEGRATED CIRCUIT HOLDER**

[75] Inventor: **Michael Coveley**, Richmond Hill, Canada

[73] Assignee: **Omega Digital Data Inc.**, Ontario, Canada

[**] Term: **14 Years**

[21] Appl. No.: **29/076,900**

[22] Filed: **Sep. 25, 1997**

[30] **Foreign Application Priority Data**

Mar. 27, 1997 [CA] Canada 1997-0790

[51] **LOC (6) Cl.** **13-03**

[52] **U.S. Cl.** **D13/182**

[58] **Field of Search** D13/182; 174/16.3, 174/52.2, 52.3, 52.4; 361/773, 792

[56] **References Cited**

U.S. PATENT DOCUMENTS

D. 295,401	4/1988	Klees	D13/182
D. 328,599	8/1992	Glton	D13/182
D. 386,475	11/1997	Hiramatsu	D13/182
D. 393,630	4/1998	Coveley	.	
D. 396,449	7/1998	Taylor	D13/182
D. 397,092	8/1998	Sano et al.	D13/182

Primary Examiner—Brian N. Vinson
Attorney, Agent, or Firm—Gregory S. Rosenblatt; Wiggin & Dana

[57] **CLAIM**

The ornamental design for an integrated circuit holder, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view taken from above and from the side of the integrated circuit holder showing my new design. FIG. 2 is a top plan view of the integrated circuit holder of FIG. 1.

FIG. 3 is a bottom plan view of the integrated circuit holder of FIG. 1.

FIG. 4 is a rear elevational view of the integrated circuit holder of FIG. 1.

FIG. 5 is a front elevational view of the integrated circuit holder of FIG. 1.

FIG. 6 is a side elevational view of the integrated circuit holder of FIG. 1.

FIG. 7 is a perspective view taken from above and from the side of the integrated circuit holder with one of the flaps in an open position showing my design.

FIG. 8 is a top plan view of the integrated circuit holder of FIG. 7.


FIG. 9 is a bottom plan view of the integrated circuit holder of FIG. 7.

FIG. 10 is a rear elevational view of the integrated circuit holder of FIG. 7.

FIG. 11 is a front elevational view of the integrated circuit holder of FIG. 7; and,

FIG. 12 is a side elevational view of the integrated circuit holder of FIG. 7.

1 Claim, 6 Drawing Sheets






FIG. 1




FIG. 3




FIG. 2




FIG. 4



FIG. 5




FIG. 6




FIG. 7




FIG. 9




FIG. 8




FIG. 10



FIG. 11




FIG. 12