



US00D407696S

**United States Patent** [19]  
**Shimazu**

[11] **Patent Number: Des. 407,696**

[45] **Date of Patent: \*\*Apr. 6, 1999**

[54] **INNER TUBE FOR USE IN A SEMICONDUCTOR WAFER HEAT PROCESSING APPARATUS**

[75] Inventor: **Tomohisa Shimazu**, Shiroyama-machi, Japan

[73] Assignee: **Tokyo Electron Limited**, Tokyo-to, Japan

[\*\*] Term: **14 Years**

[21] Appl. No.: **82,977**

[22] Filed: **Feb. 2, 1998**

[30] **Foreign Application Priority Data**

Aug. 20, 1997 [JP] Japan ..... 9-65096

[51] **LOC (6) Cl.** ..... **13-03**

[52] **U.S. Cl.** ..... **D13/182**

[58] **Field of Search** ..... D13/182; D15/144, D15/144.1, 199; 414/935-941, 217, 147; 437/247, 946; D23/259, 262, 266

[56] **References Cited**

**U.S. PATENT DOCUMENTS**

4,857,689	8/1989	Lee .....	414/935 X
5,314,574	5/1994	Takahashi .....	414/935 X
5,320,218	6/1994	Yamashita et al. ....	414/935 X
5,752,796	5/1998	Muka .....	414/935 X

*Primary Examiner*—Brian N. Vinson  
*Attorney, Agent, or Firm*—Ladas & Parry


[57] **CLAIM**

I claim the ornamental design for inner tube for use in a semiconductor wafer heat processing apparatus, as shown and described.


**DESCRIPTION**

FIG. 1 a perspective view of an inner tube for use in a semiconductor wafer heat processing apparatus;  
FIG. 2 a front elevational view thereof;  
FIG. 3 a top plan view thereof; and,  
FIG. 4 a cross-sectional view taken along line IV—IV in FIG. 3.

**1 Claim, 2 Drawing Sheets**



F I G . 1



F I G . 2




FIG. 3




FIG. 4

