US00D407383S

Des. 407,383

****Mar. 30, 1999**

United States Patent [19]

Kataoka et al.

CONNECTOR FOR PRINTED CIRCUIT [54] BOARDS

- Inventors: Yasuhiro Kataoka, Yokohama; Terumi [75] Nakashima, Takatsuki; Narihiko Hashimoto, Nagoya, all of Japan
- Assignees: Sony Corporation, Tokyo; Japan [73] Solderless Terminal Mfg. Co., Ltd., Osaka, both of Japan
- 14 Years [**] Term:

898319 5/1994 Japan . 908880 10/1994 Japan . 908881 10/1994 Japan .

Patent Number:

Date of Patent:

[11]

[45]

OTHER PUBLICATIONS

"Electronic Parts Catalog", Electronic Industries Association of Japan, No. 58, pp. 88-13, Oct. 4, 1994 (1995) Edition).

Primary Examiner—Brian N. Vinson Attorney, Agent, or Firm-W. F. Fasse; W. G. Fasse

Appl. No.: 90,452 [21]

Jul. 9, 1998 [22] Filed:

Related U.S. Application Data

[62] Division of Ser. No. 71,611, Jun. 3, 1997.

[30] **Foreign Application Priority Data**

Dec. 11, 1996	[JP]	Japan	
Dec. 26, 1996	[JP]	Japan	
Apr. 1, 1997	[JP]	Japan	

- LOC (6) Cl. 13-03 [51]
- [52] [58] 174/52.1, 52.4; 439/55, 70; 361/718, 820

[56] **References Cited**

U.S. PATENT DOCUMENTS

[57] CLAIM

We claim the ornamental design for a connector for printed circuit boards, as shown and described.

DESCRIPTION

FIG. 1 is a front view of a connector for printed circuit boards showing our new design, while the rear view corresponds to the front view;

FIG. 2 is a top view of said connector for printed circuit boards;

FIG. 3 is a bottom view of said connector for printed circuit boards;

FIG. 4 is a left side view of said connector for printed circuit boards, while the right side view corresponds to the left side view;

FIG. 5 is a sectional view along the line V—V in FIG. 1; and,

FIG. 6 is a sectional view along the line V—V in FIG. 1, wherein said connector for printed circuit boards is shown in

6/1991 Yoshizawa . D. 317,592 D. 357,901 5/1995 Horman. D. 359,028 6/1995 Siegel et al. . 2/1992 Hilland . 5,089,929

FOREIGN PATENT DOCUMENTS

5/1994 Japan . 898318

a condition connecting two circuit boards, which are drawn in broken lines for illustrative purposes only. The circuit boards drawn in broken lines form no part of the claimed design.

1 Claim, 3 Drawing Sheets







U.S. Patent Mar. 30, 1999 Sheet 1 of 3 Des. 407,383

FIG. 1









FIG. 2

U.S. Patent Mar. 30, 1999 Sheet 2 of 3 Des. 407,383





FIG. 4







U.S. Patent Mar. 30, 1999 Sheet 3 of 3 Des. 407,383

FIG. 5



FIG. 6



.....

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

- PATENT NO. : Des. 407,383
- DATED : Mar. 30, 1999
- INVENTOR(S) : Kataoka et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

```
On the title page, item [30]:
```

Foreign Application Priority Data, please replace the second line to read:

--Dec. 26, 1996 [JP]8-39612--.

Signed and Sealed this

Twentieth Day of July, 1999

A. Ioda Ve

Attest:

Q. TODD DICKINSON

Attesting Officer

Acting Commissioner of Patents and Trademarks