



US00D405430S

United States Patent [19]

Matsushima

[11] **Patent Number:** **Des. 405,430**

[45] **Date of Patent:** ****Feb. 9, 1999**

[54] **INNER TUBE FOR USE IN A SEMICONDUCTOR WAFER HEAT PROCESSING APPARATUS**

5,314,574 5/1994 Takahashi 414/935 X
5,320,218 6/1994 Yamashita et al. 414/935 X
5,752,796 5/1998 Muka 414/935 X

[75] Inventor: **Noriaki Matsushima**, Kanagawa, Japan

Primary Examiner—Brian N. Vinson
Attorney, Agent, or Firm—Ladas & Parry

[73] Assignee: **Tokyo Electron Limited**, Tokyo-To, Japan

[**] Term: **14 Years**

[21] Appl. No.: **74,301**

[22] Filed: **Jul. 24, 1997**

[30] **Foreign Application Priority Data**

Jan. 31, 1997 [JP] Japan 9-2653

[51] **LOC (6) Cl.** **13-03**

[52] **U.S. Cl.** **D13/182**

[58] **Field of Search** D13/182; D15/144,
D15/144.1, 199; 414/935-941, 217, 147;
437/247, 546; D23/259, 262, 266

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,857,689 8/1989 Lee 414/935 X

[57] **CLAIM**

I claim the ornamental design for inner tube for use in a semiconductor wafer heat processing apparatus, as shown and described.

DESCRIPTION

FIG. 1: a perspective view of a inner tube for use in a semiconductor wafer heat processing apparatus;

FIG. 2: a front elevational view thereof, the rear elevational view, the right side view and the left side view are identical with the front view;

FIG. 3: a top plan view thereof;

FIG. 4: a bottom plan view thereof; and,

FIG. 5: a cross sectional view thereof taken along line V-V in FIG. 3.

1 Claim, 2 Drawing Sheets




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

