

US00D401912S

United States Patent [19]
Majumdar et al.

[11] Patent Number: Des. 401,912
[45] Date of Patent: **Dec. 1, 1998

[54] SEMICONDUCTOR DEVICE

[75] Inventors: Gorab Majumdar; Satoshi Mori;
Sukehisa Noda; Tooru Iwagami;
Yoshio Takagi; Hisashi Kawafuji, all
of Tokyo, Japan

[73] Assignee: Mitsubishi Denki Kabushiki Kaisha,
Tokyo, Japan

[**] Term: 14 Years

[21] Appl. No.: 55,038

[22] Filed: May 28, 1996

[30] Foreign Application Priority Data

Nov. 27, 1995 [JP] Japan 7-35816

[51] LOC (6) Cl. 13-03

[52] U.S. Cl. D13/182

[58] Field of Search D13/182; 174/16.3,
174/52.2, 52.4; 257/670, 676, 686, 688,
690-692, 696, 703, 787; 437/217

[56] References Cited

U.S. PATENT DOCUMENTS

D. 288,922 3/1987 Olla D13/182

D. 357,901 5/1995 Horman D13/182

3,762,039 10/1973 Douglass et al. 437/217

4,012,766 3/1977 Phillips et al. 257/670

5,095,360 3/1992 Kizaki et al. 257/703

FOREIGN PATENT DOCUMENTS

5-15449 2/1993 Japan .

7-250485 9/1995 Japan .

OTHER PUBLICATIONS

Toshiba GTR Module 1989, p. 26.

Mitsubishi '85 M53200P Series, 1985.

Primary Examiner—Jeffrey Asch

Assistant Examiner—Cathron B. Matta

Attorney, Agent, or Firm—Oblon, Spivak, McClelland,
Maier & Neustadt, P.C.

[57] CLAIM

The ornamental design for a semiconductor device, as
shown and described.

DESCRIPTION

FIG. 1 is a top, front and right side perspective view of
semiconductor device showing our new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a top plan view thereof;

FIG. 4 is a bottom plan view thereof;

FIG. 5 is a rear elevational view thereof; and,

FIG. 6 is a right side view thereof, the left side being a mirror
image of the side shown.

1 Claim, 2 Drawing Sheets




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

