



US00D386098S

United States Patent [19]
Horstmann

[11] **Patent Number:** **Des. 386,098**
[45] **Date of Patent:** ****Nov. 11, 1997**

[54] **MINI FAULTED CIRCUIT INDICATOR**

[75] **Inventor:** **Hendrik Horstmann**, Ratingen,
Germany

[73] **Assignee:** **Dipl.-Ing H. Horstmann GmbH**,
Germany

[**] **Term:** **14 Years**

[21] **Appl. No.:** **56,110**

[22] **Filed:** **Jun. 24, 1996**

[51] **LOC (6) Cl.** **10-04**

[52] **U.S. Cl.** **D10/75**

[58] **Field of Search** D10/75; 324/133,
324/522, 555; 340/660, 664, 646, 656,
652; 361/1, 59, 83, 93, 94, 96

[56] **References Cited**

U.S. PATENT DOCUMENTS

5,070,301 12/1991 Schweitzer, Jr. 324/133 X

5,153,565 10/1992 Schweitzer, Jr. 324/133 X
5,180,972 1/1993 Schweitzer, Jr. 324/133 X
5,420,502 5/1995 Schweitzer, Jr. 324/133 X
5,497,096 3/1996 Banting 324/555

Primary Examiner—Antoine Duval Davis
Attorney, Agent, or Firm—Davis Chin


[57] **CLAIM**

The ornamental design for a mini faulted circuit indicator, as shown and described.

DESCRIPTION

FIG. 1 is a front elevational view of a mini faulted circuit indicator showing my design;
FIG. 2 is a top plan view of the design shown in FIG. 1;
FIG. 3 is a right side elevational view of the design shown in FIG. 1;
FIG. 4 is a bottom view of the design shown in FIG. 1;
FIG. 5 is a back view of the design shown in FIG. 1; and,
FIG. 6 is a perspective view of the design shown in FIG. 1.

1 Claim, 2 Drawing Sheets






Fig. 2




Fig. 1




Fig. 3




Fig. 5




Fig. 4




Fig. 6