



US00D381637S

United States Patent [19]

Haider et al.

[11] Patent Number: **Des. 381,637**

[45] Date of Patent: ****Jul. 29, 1997**

[54] **ELECTRONIC CIRCUITRY HOUSING
PANEL**

[75] Inventors: **Robert Sala Haider**, San Diego, Calif.;
Ellen Martz, Gaithersburg, Md.;
Andrew Zoolakis, La Costa, Calif.

[73] Assignee: **Hughes Electronics**, Los Angeles,
Calif.

[**] Term: **14 Years**

[21] Appl. No.: **50,906**

[22] Filed: **Feb. 29, 1996**

[51] LOC (6) Cl. **13-99**

[52] U.S. Cl. **D13/184**

[58] Field of Search D13/177, 164,
D13/184; 361/801; D14/115; 174/50

[56] **References Cited**

U.S. PATENT DOCUMENTS

D. 307,423	4/1990	Hill	D14/115
D. 331,047	11/1992	Herrick	D14/115
D. 336,895	6/1993	Rogov	D13/177
D. 340,699	10/1993	Chen	D13/164
D. 346,154	4/1994	Alden et al.	D13/177
D. 360,191	7/1995	Carl et al.	D13/164 X

Primary Examiner—Holly Baynham

Attorney, Agent, or Firm—John T. Whelan; Wanda Denson-Low

[57] **CLAIM**


The ornamental design for an electronic circuitry housing panel, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of an electronic circuitry housing of the present invention;
 FIG. 2 is an enlarged front view of an electronic circuitry housing of the present invention;
 FIG. 3 is a back view of an electronic circuitry housing of the present invention;
 FIG. 4 is a top view of an electronic circuitry housing of the present invention;
 FIG. 5 is a left side view of an electronic circuitry housing of the present invention;
 FIG. 6 is a right side view of an electronic circuitry housing of the present invention; and,
 FIG. 7 is a bottom view of an electronic circuitry housing of the present invention.

The broken line showing of a housing in FIG. 1 is for illustrative purposes only and form no part of the claimed design.

1 Claim, 2 Drawing Sheets






FIG. 1.




FIG. 2.




FIG. 3.

FIG. 4.



FIG. 5.




FIG. 6.




FIG. 7.

