



US00D361752S

United States Patent [19]

Yamaga

[11] Patent Number: **Des. 361,752**

[45] Date of Patent: **** Aug. 29, 1995**

- [54] **WAFER BOAT OR RACK FOR HOLDING SEMICONDUCTOR WAFERS**
- [75] Inventor: **Kenichi Yamaga**, Sagamihara, Japan
- [73] Assignees: **Tokyo Electron Kabushiki Kaisha**, Tokyo; **Tokyo Electron Tohoku Kabushiki Kaisha**, Esashi, both of Japan
- [**] Term: **14 Years**
- [21] Appl. No.: **13,079**
- [22] Filed: **Sep. 17, 1993**
- [52] U.S. Cl. **D13/182**
- [58] Field of Search **D13/182; 206/449, 454, 206/334, 328; 211/41; 220/533; 248/548; 414/935**

[56]

References Cited

U.S. PATENT DOCUMENTS

4,676,008	6/1987	Armstrong	211/41	X
4,872,554	10/1989	Quernemoen	206/454	
4,993,559	2/1991	Cota	211/41	
5,129,079	6/1993	Nakamura	206/454	X

FOREIGN PATENT DOCUMENTS

404139855	5/1992	Japan	414/935
404167538	6/1992	Japan	414/935
405114645	5/1993	Japan	414/935
405152228	6/1993	Japan	414/935



Primary Examiner—Joel Sincavage
Attorney, Agent, or Firm—Ladas & Parrry

[57] CLAIM

The ornamental design for wafer boat or rack for holding semiconductor wafers.

DESCRIPTION

FIG. 1 is a front elevational view of a wafer boat or rack for holding semiconductor wafers showing my new design;
 FIG. 2 is a rear elevational view thereof;
 FIG. 3 is a right side view thereof, the left side view being a mirror image and, therefore, not being shown;
 FIG. 4 is a top view thereof;
 FIG. 5 is a bottom view thereof;
 FIG. 6 is an enlarged sectional view on section 6—6 in FIG. 1; and,
 FIG. 7 is an enlarged sectional view of on section 7—7 in FIG. 1.






FIG. 1




FIG. 3




FIG. 5




FIG. 4




FIG. 2




FIG. 6




FIG. 7