



US00D359476S

# United States Patent [19]

Sakashita et al.

[11] Patent Number: **Des. 359,476**

[45] Date of Patent: **\*\* Jun. 20, 1995**

[54] **CIRCUIT BOARD WITH MOUNTING FLANGE**

[75] Inventors: **Hiroshi Sakashita; Yukio Fukuda; Jun Yamashita**, all of Nagano, Japan

[73] Assignee: **Sankyo Seiki Mfg. Co., Ltd.**, Nagano, Japan

[\*\*] Term: **14 Years**

[21] Appl. No.: **17,072**

[22] Filed: **Jan. 3, 1994**

[30] **Foreign Application Priority Data**

Aug. 6, 1993 [JP]	Japan .....	5-23978
Aug. 19, 1993 [JP]	Japan .....	5-25060
[52] U.S. Cl. ....		<b>D13/182</b>
[58] Field of Search .....	D13/182; 361/748, 752, 361/809; 174/250, 253, 255	

[56] **References Cited**

**U.S. PATENT DOCUMENTS**

4,548,554	10/1985	Angott .....	361/752 X
4,979,090	12/1990	Huss et al. ....	174/255 X

**FOREIGN PATENT DOCUMENTS**

2-71461 3/1990 Japan .



*Primary Examiner*—Joel Sincavage  
*Attorney, Agent, or Firm*—McAulay Fisher Nissen  
Goldberg & Kiel

[57] **CLAIM**

The ornamental design for a circuit board with mounting flange, as shown and described.

**DESCRIPTION**

FIG. 1 is a top view of a circuit board with mounting flange showing our new design;  
 FIG. 2 is a side view thereof;  
 FIG. 3 is a side view thereof taken orthogonal to FIG. 4;  
 FIG. 4 is a bottom plan view thereof;  
 FIG. 5 is a top view of a circuit board with mounting flange showing a second embodiment of our new design;  
 FIG. 6 is a side view thereof;  
 FIG. 7 is a side view thereof taken orthogonal to FIG. 8; and,  
 FIG. 8 is a bottom plan view thereof.  
 The broken line showing is included for the purpose of illustrating environmental structure only and forms no part of the claimed design.






FIG. 1



FIG. 2




FIG. 3




FIG. 4




FIG. 5



FIG. 6



FIG. 7




FIG. 8