



US00D350123S

United States Patent [19]

[11] Patent Number: **Des. 350,123**

Makoto et al.

[45] Date of Patent: **** Aug. 30, 1994**

[54] IN-CIRCUIT EMULATOR

[75] Inventors: **Shinbo Makoto**, Hachioji; **Hagimo Akihiro**, Mitaka; **Asami Hiromi**, Sagamihara, all of Japan

[73] Assignee: **Sophia Systems Co., Ltd.**, Tokyo, Japan

[**] Term: **14 Years**

[21] Appl. No.: **886,648**

[22] Filed: **May 20, 1992**

[52] U.S. Cl. **D14/114**

[58] Field of Search 361/636-640, 361/680-686, 679, 728-729, 736-738, 733, 735, 784-785, 748-752, 760, 767; D14/100, 107, 114

[56] References Cited

U.S. PATENT DOCUMENTS

D. 277,189	1/1985	Shibata	D14/114
D. 286,053	10/1986	McDaniel et al.	D14/114
D. 301,713	6/1989	Bolan et al.	D14/114
4,401,351	8/1983	Record	361/737 X
5,227,957	7/1993	Deters	361/736

OTHER PUBLICATIONS

Trace 32, Lauterbach Datentechnik GmbH, Fichtenstrasse 27, Hofolding pp. 1-4.

Primary Examiner—Wallace R. Burke

Assistant Examiner—M. H. Tung

Attorney, Agent, or Firm—A. C. Smith

[57] CLAIM

The ornamental design for an in-circuit emulator, as described and shown.

DESCRIPTION

FIG. 1 is a front view of the illustrated embodiment of the in-circuit emulator;

FIG. 2 is a back view of the in-circuit emulator of FIG. 1;

FIG. 3 is a left side view of the in-circuit emulator of FIG. 1;

FIG. 4 is a right side view of the in-circuit emulator of FIG. 1;

FIG. 5 is a top view of the in-circuit emulator of FIG. 1;

FIG. 6 is a bottom view of the in-circuit emulator of FIG. 1;

FIG. 7 is an isometric bottom view of the in-circuit emulator of FIG. 1; and,

FIG. 8 is an isometric top view of the in-circuit emulator of FIG. 1.




FIG.1




FIG.2




FIG.3




FIG.4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

