



US00D341132S

United States Patent [19]

[11] Patent Number: **Des. 341,132**

Hui

[45] Date of Patent: **** Nov. 9, 1993**

[54] **STACKING ENCLOSURE FOR ELECTRONIC DEVICES**

5,119,497 6/1992 Freige et al. D13/162 X

[75] Inventor: **John T. Hui**, San Jose, Calif.

Primary Examiner—Wallace R. Burke
Assistant Examiner—Freda S. Nunn
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman

[73] Assignee: **Everex Systems, Inc.**, Fremont, Calif.

[**] Term: **14 Years**

[57] **CLAIM**

[21] Appl. No.: **847,477**

The ornamental design for a stacking enclosure for electronic devices, as shown and described.

[22] Filed: **Mar. 6, 1992**

[52] U.S. Cl. **D14/107**

[58] Field of Search **D14/100, 102, 107-109; D13/162, 184, 199; 360/99.12; 361/390-395**


DESCRIPTION


[56] **References Cited**

U.S. PATENT DOCUMENTS

- D. 310,825 9/1990 Crease et al. D14/100
- D. 315,553 3/1991 Davis et al. D14/106
- D. 328,735 8/1992 Barbera et al. D14/100
- D. 336,075 6/1993 Wakefield et al. D14/100

FIG. 1 is a reduced top front and right side perspective view of a stacking enclosure for electronic devices showing my new design;
FIG. 2 is a front elevational view thereof;
FIG. 3 is a rear elevational view thereof;
FIG. 4 is a right side elevational view thereof;
FIG. 5 is a left side elevational view thereof;
FIG. 6 is a top plan view thereof; and,
FIG. 7 is a bottom plan view thereof.





FILE

FIG 2




FIG 3




FIG 4




FIG 5




FIG 6




FIG 7

