



US00D338193S

United States Patent [19]

[11] Patent Number: **Des. 338,193**

Sasaki

[45] Date of Patent: **** Aug. 10, 1993**

[54] DATA LOOP TRANSCEIVER FOR COUPLING DATA BETWEEN COMPUTER PERIPHERALS

D. 327,880 7/1992 Lou D14/107
D. 330,704 11/1992 Wagner D14/107
D. 331,572 12/1992 Roe D14/107

[75] Inventor: Kazunari Sasaki, Nagano, Japan

OTHER PUBLICATIONS

[73] Assignee: Seiko Epson Corporation, Tokyo, Japan

PC Magazine May 29, 1990 p. 45-3X Link 16/Connector.

[**] Term: 14 Years

Primary Examiner—Wallace R. Burke
Assistant Examiner—Freda S. Nunn
Attorney, Agent, or Firm—Blum Kaplan

[21] Appl. No.: 752,222

[22] Filed: Aug. 22, 1991

[57] CLAIM

[30] Foreign Application Priority Data

Feb. 22, 1991 [JP] Japan 3-4660

The ornamental design for a data loop transceiver for coupling data between computer peripherals, as shown and described.

[52] U.S. Cl. D14/107; D14/114; D13/147

DESCRIPTION

[58] Field of Search D14/100, 107, 114; D13/147, 162, 199; 361/390-395

FIG. 1 is a perspective view of the data loop transceiver for coupling data between computer peripherals in accordance with my new design;

[56] References Cited

U.S. PATENT DOCUMENTS

D. 269,673 7/1983 Johansson et al. D13/147
D. 275,850 10/1984 Wilson D13/147
D. 318,265 7/1991 Esslinger D13/147
D. 327,260 6/1992 Davis et al. D14/107


FIG. 2 is a top plan view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a bottom plan view thereof;

FIG. 5 is a right side view thereof, the left side view being identical thereto; and,

FIG. 6 is a rear elevational view thereof.






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 6




FIG. 5