

[54] SEMI-CONDUCTOR SUBSTRATE WITH CONDUCTING PATTERN

[75] Inventors: Terutomi Hasegawa, Ogaki; Nobumichi Goto, Seki, both of Japan

[73] Assignee: Ibiden Co., Ltd., Ogaki, Japan

[\*] Notice: The portion of the term of this patent subsequent to Jul. 23, 2005 has been disclaimed.

[\*\*] Term: 14 Years

[21] Appl. No.: 181,256

[22] Filed: Apr. 13, 1988

[52] U.S. Cl. .... D13/182

[58] Field of Search ..... D13/12, 20, 99; 361/401, 403, 404, 405; 357/70, 72, 74, 80; 174/52.4; 437/209

[56] References Cited

U.S. PATENT DOCUMENTS

4,288,841	9/1981	Gogal	357/74
4,437,141	3/1984	Prokop	357/74
4,513,355	4/1985	Shroeder et al.	174/52.4

FOREIGN PATENT DOCUMENTS

0232837	8/1987	European Pat. Off.	357/74
644662	2/1985	Japan	.
647072	3/1985	Japan	.
647074	3/1985	Japan	.
647078	3/1985	Japan	.
673983-1	3/1986	Japan	.
673983	3/1986	Japan	.
673984	3/1986	Japan	.
0035653	2/1987	Japan	357/74


Primary Examiner—Susan J. Lucas  
Assistant Examiner—Joel Sincavage  
Attorney, Agent, or Firm—Lorusso & Loud

[57] CLAIM

The ornamental design for a semi-conductor with conducting pattern, as shown.

DESCRIPTION

FIG. 1 is a top perspective view of a substrate with conducting pattern showing our new design; FIG. 2 is a bottom perspective view thereof; FIG. 3 is a right side elevational view thereof; FIG. 4 is a left side elevational view thereof; FIG. 5 is a rear elevational view thereof; and FIG. 6 is a front elevational view thereof; FIG. 7 is a top plan view thereof; and FIG. 8 is a bottom plan view thereof.






FIG. 1




FIG. 2




*FIG. 3*



*FIG. 4*



*FIG. 5*



*FIG. 6*






FIG. 7




FIG. 8

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : Des. 319,045

DATED : August 13, 1991

INVENTOR(S) : Terutomi Hasegawa, et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Under "Claim", after "semi-conductor" insert --substrate--.

Under "Description", Fig. 1, line 1, before "substrate" insert --semi-conductor--.

Signed and Sealed this

Twenty-second Day of June, 1993

Attest:



MICHAEL K. KIRK

Attesting Officer

Acting Commissioner of Patents and Trademarks