United States Patent [19]

Armstrong

[11] Patent Number: Des. 316,251

[45] Date of Patent: ** Apr. 16, 1991

	[54]	IN-LINE SEMICONDUCTOR PACKAGE	
	[75]	Inventor:	David Y. Armstrong, San Diego, Calif.
1	[73]	Assignee:	Mosaic Semiconductor, Inc., San Diego, Calif.
1	[**]	Term:	14 Years
	[21]	Appl. No.:	287,982
Ī	_		Dec. 19, 1988 D13/182
			rch

[56] References Cited

U.S. PATENT DOCUMENTS

361/404, 405; 174/52.2, 52.4; 357/70, 72;

437/209

D. 247,032	1/1978	Hollingsworth et al D13/147
D. 288,922	3/1987	Olla D13/182
3,249,827	5/1966	Benda et al
4,032,706	6/1977	Paletto
4,275,279	6/1981	Wagatsuma et al 200/303 X
4,807,087	2/1989	Sawaya 361/405

OTHER PUBLICATIONS

Fujitsu Limited, *Data Book-Memories*, 1986-87 (pp. 1-28, 1-30, 1-129 and 1-147).

Hitachi, IC Memory Data Book, Mar., 1988 (p. 7).

Mitsubishi Electric Corp., Mitsubishi Semiconductor-s-IC Memories, 1987 (pp. 1-35, 1-38 and 1-40).

NEC Electrics, Inc., Memory Products Data Book, 1989 (pp. 10-9 and 10-10).

Samsung Semiconductor, MOS Memory Data Book, 1988 (pp. 46, 58, 72, 88 and 103).

Toshiba America, Inc., MOS Memory, 1988 (pp. A-34, A-49, A-90 and A-111).

Primary Examiner—Susan J. Lucas Assistant Examiner—Joel Sincavage Attorney, Agent, or Firm—Knobbe, Martens, Olson & Bear

[57]

CLAIM

The ornamental design for a in-line semiconductor package, as shown and described.

DESCRIPTION

FIG. 1 is a top, front and left side perspective view of an in-line semiconductor package showing my new design;

FIG. 2 is a top plan view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a bottom plan view thereof;

FIG. 5 is a rear elevational view thereof;

FIG. 6 is a left side elevational view thereof;

FIG. 7 is a right side elevational view thereof;

FIG. 8 is a top, front and left side perspective view of an in-line semiconductor package showing a second embodiment of my new design;

FIG. 9 is a top plan view thereof;

FIG. 10 is a front elevational view thereof;

FIG. 11 is a bottom plan view thereof;

FIG. 12 is a rear elevational view thereof;

FIG. 13 is a right side elevational view thereof, the left side being a mirror image;

FIG. 14 is a top, front and left side perspective view of an in-line semiconductor package showing a third embodiment of my new design;

FIG. 15 is a bottom, left and rear perspective view thereof;


FIG. 16 is a top, front and left side perspective view of an in-line semiconductor package showing a fourth embodiment of my new design;

FIG. 17 is a bottom, left and rear perspective view thereof:

FIG. 18 is a top, front and left side perspective view of an in-line semiconductor package showing a fifth embodiment of my new design;

FIG. 19 is a bottom, left and rear perspective view thereof;

FIG. 20 is a right side elevational view of the third, fourth and fifth embodiments of my new design.



U.S. Patent







FIG. 5









U.S. Patent







U.S. Patent

