

[54] DIGITAL CIRCUIT BOARD TESTER

[75] Inventor: Jeffrey C. Brown, Seattle, Wash.

[73] Assignee: John Fluke Mfg. Co., Inc., Everett, Wash.

[**] Term: 14 Years

[21] Appl. No.: 122,653

[22] Filed: Nov. 13, 1987

[52] U.S. Cl. D10/78

[58] Field of Search D10/75-80; 375/10; 312/244; 324/73 PC, 158 F, 158 P, 481-491, 149; D8/7; D14/100

[56] References Cited

U.S. PATENT DOCUMENTS

- D. 237,596 11/1975 Jack D10/75
- D. 239,934 5/1976 Jack D10/75 X
- D. 239,935 5/1976 Jack D10/75 X
- D. 277,484 2/1985 Dickinson D14/100
- D. 278,984 5/1985 Roberts, Sr. D10/78
- D. 280,409 9/1985 Yamada D14/100
- D. 281,233 11/1985 Groetzner et al. D10/75
- D. 281,234 11/1985 Groetzner et al. D10/75
- D. 281,401 11/1985 Rerrins D10/75
- D. 284,771 7/1986 Tamada et al. D18/7 X

- D. 290,373 6/1987 Yubisui et al. D18/7
- D. 291,195 8/1987 Shea D14/100 X
- D. 296,086 6/1988 Thompson D10/75
- D. 302,973 8/1989 Nishida D18/7 X
- D. 303,521 9/1989 Savio et al. D18/7 X
- D. 303,540 9/1989 Lewis D18/7
- 3,757,216 9/1973 Kurtin et al. 324/149
- 3,757,218 9/1973 Oliverio et al. 324/156
- 4,510,572 4/1985 Reece et al. D10/78 X

Primary Examiner—Nelson C. Holtje
Assistant Examiner—Antoine D. Davis
Attorney, Agent, or Firm—Stephen A. Becker;
Chittaranjan N. Nirmel

[57] CLAIM

The ornamental design for a digital circuit board tester, as shown and described.

DESCRIPTION

FIG. 1 is a top plan view of a digital circuit board tester showing my new design; FIG. 2 is a front elevational view; FIG. 3 is a right side elevational view; FIG. 4 is a left side elevational view; FIG. 5 is a rear elevational view; FIG. 6 is a bottom plan view; and FIG. 7 is a top, front, and left side perspective view thereof.




Fig. 1





Fig. 2




FIG. 3

FIG. 4





FIG. 5

Fig. 6





Fig. 7