

[54] ELECTRONIC DIE SIMULATOR

[76] Inventor: Joseph G. Dawson, Accelertron House, 83 Whittaker Lane, Prestwich, England

[\*\*] Term: 14 Years

[21] Appl. No.: 128,544

[22] Filed: Dec. 3, 1987

[30] Foreign Application Priority Data

Jul. 1, 1987 [GB] United Kingdom ..... 1043262

[52] U.S. Cl. .... D21/13; D21/41

[58] Field of Search ..... D13/12, 32; D18/7; D19/59-60; D21/13, 48; 273/1 E, 1 GE, 1 GC, 85 G, 85 R, 85 CP, 88, 94, 148 B, 237, DIG. 28

[56] References Cited

U.S. PATENT DOCUMENTS

D. 253,786 12/1979 Montague ..... 273/1 GC

D. 259,937	7/1981	Heuel et al. ....	D21/13
D. 268,600	4/1983	Lee .....	D21/13
D. 268,601	4/1983	Lee .....	D21/13
D. 268,603	4/1983	Lee .....	D21/13
D. 269,686	7/1983	Hoel .....	D21/13
D. 283,904	5/1986	Blood .....	D21/13
4,285,517	8/1981	Morrison .....	273/1 GC

Primary Examiner—Bernard Ansher  
Assistant Examiner—Alicia A. Farrell  
Attorney, Agent, or Firm—Nixon & Vanderhye

[57] CLAIM

The ornamental design for a electronic die simulator, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of an electronic die simulator showing my new design;  
FIG. 2 is a top plan view thereof;  
FIG. 3 is a side elevational view thereof; all sides being identical, and  
FIG. 4 is a bottom plan view thereof.




FIG. 1




FIG. 2




FIG. 3




FIG. 4

