

[54] SEMICONDUCTOR

[75] Inventors: **Hidetoshi Mochizuki**, Fuchu; **Keizo Otsuki**, Higashiyamato; **Hideki Kosaka**, Kodaira; **Gen Murakami**, Machida, all of Japan

[73] Assignee: **Hitachi, Ltd.**, Tokyo, Japan

[\*\*] Term: **14 Years**

[21] Appl. No.: **6,200**

[22] Filed: **Jan. 24, 1979**

[30] Foreign Application Priority Data

Jul. 28, 1978 [JP]	Japan .....	53-31689
Jul. 28, 1978 [JP]	Japan .....	53-31690
Jul. 28, 1978 [JP]	Japan .....	53-31691
Jul. 28, 1978 [JP]	Japan .....	53-31697
Jul. 28, 1978 [JP]	Japan .....	53-31698

[51] Int. Cl. .... **D13-03**

[52] U.S. Cl. .... **D13/99**

[58] Field of Search ..... D13/12, 99, 40, 41;  
174/52 R, 52 PE, 52 S, 52 FP, 50.5, 50.52,  
50.56; 357/70, 73, 74, 80

[56] References Cited

U.S. PATENT DOCUMENTS

3,208,892	9/1965	Miller et al. ....	174/52 FP X
3,436,451	4/1969	Wasser .....	174/52 FP X
4,012,766	3/1977	Phillips et al. ....	174/52 FP X

OTHER PUBLICATIONS

Electronics, 3-17-1977, front cover-LSI Package (top right).

Electronics, 10-13-1977, p. 9, Semiconductor.  
Electronics, 10-27-1977, p. 9, Integrated Circuit Package, (square).

Electronics, 11-24-1977, p. 145, Integrated Circuit Housing (bottom right).

*Primary Examiner*—Susan J. Lucas  
*Attorney, Agent, or Firm*—Craig and Antonelli

[57] CLAIM

The ornamental design for a semiconductor, as shown and described.

DESCRIPTION

FIG. 1 is a right side, top and front perspective view of a semiconductor showing our new design;  
 FIG. 2 is a rear elevational view thereof;  
 FIG. 3 is a left side view thereof;  
 FIG. 4 is a bottom view thereof;  
 FIG. 5 is a right side, top and front perspective view of a semiconductor showing another embodiment of our new design;  
 FIG. 6 is a bottom view thereof;  
 FIG. 7 is a right side, top and front perspective view of a semiconductor showing another embodiment of our new design;  
 FIG. 8 is a bottom view thereof;  
 FIG. 9 is a right side, top and front perspective view of a semiconductor showing another embodiment of our new design;  
 FIG. 10 is a bottom view thereof;  
 FIG. 11 is a right side, top and front perspective view of a semiconductor showing another embodiment of our new design;  
 FIG. 12 is a bottom view thereof.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 7




FIG. 8




FIG. 5




FIG. 6




FIG. 11




FIG. 9




FIG. 12




FIG. 10

