



US0D1099056S

(12)

United States Design Patent

Shimoyama

(10) Patent No.:

US D1,099,056 S

(45) Date of Patent:

** Oct. 21, 2025

(54) CASE FOR CONTAINING CIRCUIT BOARD

(71) Applicant: Yamaichi Electronics Co., Ltd., Tokyo (JP)

(72) Inventor: Takahiro Shimoyama, Tokyo (JP)

(73) Assignee: Yamaichi Electronics Co., Ltd., Tokyo (JP)

(**) Term: 15 Years

(21) Appl. No.: 29/840,820

(22) Filed: Jun. 1, 2022

(30) Foreign Application Priority Data

Dec. 3, 2021 (JP) 2021-026640

(51) LOC (15) Cl. 13-03

(52) U.S. Cl.

USPC D13/184

(58) Field of Classification Search

USPC D13/110, 112, 118, 133, 146, 147, 154, D13/158–160, 173, 184, 199; D14/432, D14/433, 434, 435, 436

CPC H01R 13/502; H01R 13/46; H05K 5/00; H05K 7/18; H05K 7/02

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,092,698 A * 5/1978 Brefka G01R 1/04 361/752

D288,803 S * 3/1987 Capawana D13/182

D304,929 S * 12/1989 Bench D13/126

D305,021 S * 12/1989 Bench D13/162

D305,420 S * 1/1990 Bujak, Jr. D13/162

4,991,056 A * 2/1991 Shimizu H05K 7/1477 361/740

D756,938 S * 5/2016 Flegel D13/184

D758,979 S * 6/2016 Moon D13/184

D888,000 S * 6/2020 Lim D13/184

D890,709 S * 7/2020 Lim D13/184

D967,040 S * 10/2022 Potter D13/184

2003/0147204 A1 * 8/2003 Koike H05K 5/0043 361/600

2018/0177067 A1 * 6/2018 Manushi H05K 1/181

2022/0131293 A1 * 4/2022 Wang H01R 13/502

* cited by examiner

Primary Examiner — Barbara Fox
Assistant Examiner — Harold E Blackwell, II
(74) Attorney, Agent, or Firm — Flener IP & Business Law; Zareefa B. Flener; Jie Yang


(57) CLAIM

The ornamental design for a case for containing circuit board as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of a case for containing circuit board showing my new design;
FIG. 2 is a second perspective view of the design of FIG. 1;
FIG. 3 is a front sectional view of the design of FIG. 1;
FIG. 4 is a back view of the design of FIG. 1;
FIG. 5 is a left side view of the design of FIG. 1;
FIG. 6 is a right side view of the design of FIG. 1;
FIG. 7 is a top plan view of the design of FIG. 1; and,
FIG. 8 is a bottom view of the design of FIG. 1.
The dot dash dot lines immediately adjacent to the shaded areas represent bounds of the claimed design. All other broken lines depict portions of the case for containing circuit board that form no part of the claimed design.

1 Claim, 4 Drawing Sheets






FIG. 1




FIG. 2



FIG. 3



FIG. 4




FIG. 5




FIG. 6




FIG. 7



FIG. 8