

## US009722055B2

# (12) United States Patent

# Hanaoka et al.

# (10) Patent No.: US 9,722,055 B2

# (45) Date of Patent: Aug. 1, 2017

# (54) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

(71) Applicant: Semiconductor Energy Laboratory

Co., Ltd., Atsugi-shi, Kanagawa-ken

(JP)

(72) Inventors: Kazuya Hanaoka, Kanagawa (JP);

Naoto Kusumoto, Kanagawa (JP)

(73) Assignee: Semiconductor Energy Laboratory

Co., Ltd., Atsugi-shi, Kanagawa-ken

(JP)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 15/233,034

(22) Filed: Aug. 10, 2016

(65) Prior Publication Data

US 2016/0351694 A1 Dec. 1, 2016

#### Related U.S. Application Data

(62) Division of application No. 14/532,406, filed on Nov. 4, 2014, now Pat. No. 9,419,143.

#### (30) Foreign Application Priority Data

Nov. 7, 2013 (JP) ...... 2013-231209

(51) **Int. Cl.** 

**H01L 21/00** (2006.01) **H01L 29/66** (2006.01)

(Continued)

(52) **U.S.** Cl.

CPC .... *H01L 29/66969* (2013.01); *H01L 21/0262* (2013.01); *H01L 21/02631* (2013.01);

(Continued)

(58) Field of Classification Search

CPC ....... H01L 29/78606; H01L 29/78696; H01L 29/66969; H01L 21/262; H01L 21/2631;

(Continued)

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

5,731,856 A 3/1998 Kim et al. 5,744,864 A 4/1998 Cillessen et al. (Continued)

#### FOREIGN PATENT DOCUMENTS

EP 1737044 A 12/2006 EP 2226847 A 9/2010 (Continued)

# OTHER PUBLICATIONS

Coates.D et al., "Optical Studies of the Amorphous Liquid-Cholesteric Liquid Crystal Transition: "The Blue Phase", Physics Letters, Sep. 10, 1973, vol. 45A, No. 2, pp. 115-116.


(Continued)

Primary Examiner — Thinh T Nguyen (74) Attorney, Agent, or Firm — Fish & Richardson P.C.

#### (57) ABSTRACT

A semiconductor device with a structure in which an increase in the number of oxygen vacancies in an oxide semiconductor layer can be suppressed and a method for manufacturing the semiconductor device are provided. The semiconductor device includes an oxide insulating layer; intermediate layers apart from each other over the oxide insulating layer; a source electrode layer and a drain electrode layer over the intermediate layers; an oxide semiconductor layer that is electrically connected to the source electrode layer and the drain electrode layer and is in contact with the oxide insulating layer; a gate insulating film over the source electrode layer, the drain electrode layer, and the oxide semiconductor layer; and a gate electrode layer that is over the gate insulating film and overlaps with the source electrode layer, the drain electrode layer, and the oxide semiconductor layer.

## 8 Claims, 27 Drawing Sheets



(51)	Int. Cl.	20	002/0132454	<b>A</b> 1	9/2002	Ohtsu et al.
(01)	$H01L\ 29/786$ (2006.01)		003/0189401		10/2003	Kido et al.
	$H01L\ 27/12$ (2006.01)		003/0218222			Wager, III et al.
	$H01L\ 27/12$ (2006.01) (2006.01)		004/0038446			Takeda et al.
	$H01L\ 21/02$ (2006.01) $H01L\ 29/45$ (2006.01)		)04/0127038 )05/0017302			Carcia et al. Hoffman
			005/0199959			Chiang et al.
		20	006/0035452	A1		Carcia et al.
	H01L 29/24 (2006.01)		006/0043377			Hoffman et al.
(5 <b>0</b> )	$H01L \ 29/22 $ (2006.01)		006/0091793			Baude et al.
(52)	U.S. Cl.	20	)06/0108529 )06/0108636			Saito et al. Sano et al.
	CPC <i>H01L 27/1225</i> (2013.01); <i>H</i>	101L 29/45	006/0110867			Yabuta et al.
	(2013.01); <i>H01L 29/7869</i> (2013.	2.	006/0113536		6/2006	Kumomi et al.
	29/78603 (2013.01); H011		006/0113539			Sano et al.
	(2013.01); <i>H01L 29/78696</i> (2013	20	006/0113549 006/0113565			Den et al. Abe et al.
	27/307 (2013.01); H01L 29/2206	(2015.01),	006/0113303			Isa et al.
( <b>=</b> 0)	H01L 29/247	'	006/0170111			Isa et al.
(58)	Field of Classification Search		006/0197092			Hoffman et al.
	CPC H01L 27/1225; H01L 29		006/0208977		9/2006	
	29/78603; H01L 29/7	30	)06/0228974 )06/0231882			Thelss et al. Kim et al.
	21/02488; H01L 21/02	554; HUIL 20	006/0238135		10/2006	
	29/2206; H01L 29/247; H0					Sugihara et al.
	USPC 438/85, 86, 104, 149; 257/43,		006/0284171			<del>_</del> _
	See application file for complete search h	ubvorj.	)06/0284172 )06/0292777		12/2006	
(5.6)			007/00292777			Shin et al.
(56)	References Cited		007/0046191		3/2007	-
	U.S. PATENT DOCUMENTS		007/0052025		3/2007	
	O.B. ITHERT DOCUMENTS		007/0054507			Kaji et al.
(	5,294,274 B1 9/2001 Kawazoe et al.		)07/0090365 )07/0108446			Hayashi et al. Akimoto
	5,563,174 B2 5/2003 Kawasaki et al.		007/0150110			Lai et al.
	5,727,522 B1 4/2004 Kawasaki et al.	20	007/0172591	<b>A</b> 1	7/2007	Seo et al.
	7,049,190 B2 5/2006 Takeda et al. 7,061,014 B2 6/2006 Hosono et al.		007/0187678			Hirao et al.
	7,064,346 B2 6/2006 Kawasaki et al.		)07/0187760 )07/0194379			Furuta et al. Hosono et al.
	7,105,868 B2 9/2006 Nause et al.		007/0154575			
	7,211,825 B2 5/2007 Shih et al		007/0272922			
	7,282,782 B2 10/2007 Hoffman et al. 7,297,977 B2 11/2007 Hoffman et al.		007/0287296			
	7,323,356 B2 1/2007 Homman et al.		008/0006877			Mardilovich et al.
	7,385,224 B2 6/2008 Ishii et al.		008/0038882		2/2008	Takechi et al.
	7,402,506 B2 7/2008 Levy et al.		008/0050595			Nakagawara et al.
	7,411,209 B2 8/2008 Endo et al. 7,453,065 B2 11/2008 Saito et al.		008/0073653		3/2008	Iwasaki
	7,453,005 B2 11/2008 Santo et al. 7,453,087 B2 11/2008 Iwasaki		008/0083950			Pan et al.
	7,462,862 B2 12/2008 Hoffman et al.		)08/0106191 )08/0128689			Kawase Lee et al.
	7,468,304 B2 12/2008 Kaji et al.		008/0120005			Ishizaki et al.
	7,501,293 B2 3/2009 Ito et al.		008/0166834		7/2008	Kim et al.
	7,674,650 B2 3/2010 Akimoto et al. 7,732,819 B2 6/2010 Akimoto et al.		008/0182358			Cowdery-Corvan et al.
	7,791,072 B2 9/2010 Kumomi et al.		008/0224133			Park et al. Hoffman et al.
	7,910,490 B2 3/2011 Akimoto et al.		008/0254509			Ito et al.
	7,932,521 B2 4/2011 Akimoto et al.		008/0258140			
	8,129,719 B2 3/2012 Yamazaki et al. 8,237,166 B2 8/2012 Kumomi et al.		008/0258141			
	8,274,077 B2 9/2012 Akimoto et al.		)08/0258143 )08/0296568			Ryu et al.
:	8,278,162 B2 10/2012 Akimoto et al.					Akimoto et al.
	8,440,510 B2 5/2013 Yamazaki		009/0068773			Lai et al.
	8,461,007 B2 6/2013 Yamazaki 8,466,463 B2 6/2013 Akimoto et al.		009/0073325			Kuwabara et al.
	8,530,289 B2 9/2013 Yamazaki		009/0114910		5/2009	•
	8,546,225 B2 10/2013 Yamazaki		)09/0134399 )09/0152506			Sakakura et al. Umeda et al.
	8,629,069 B2 1/2014 Akimoto et al.		009/0152541			Maekawa et al.
	8,637,347 B2 1/2014 Oikawa et al. 8,669,550 B2 3/2014 Akimoto et al.	20	009/0278122	<b>A</b> 1	11/2009	Hosono et al.
	8,748,240 B2		009/0280600			Hosono et al.
	8,748,886 B2 6/2014 Yamazaki et al.		009/0305461			Akimoto et al.
;	8,790,959 B2 7/2014 Akimoto et al.		010/0065844 010/0092800			Tokunaga Itagaki et al.
	8,796,069 B2 8/2014 Akimoto et al.		010/0092800			Itagaki et al.
	8,822,989 B2 9/2014 Yamazaki et al. 8,835,918 B2 9/2014 Yamazaki et al.		011/0104851			Akimoto et al.
	8,952,379 B2 2/2015 Yamazaki et al.	20	011/0121290	<b>A</b> 1	5/2011	Akimoto et al.
9	9,082,663 B2 7/2015 Isobe et al.	20	011/0133176	A1*	6/2011	Lee H01L 29/78606
	9,123,632 B2 9/2015 Yamazaki et al.	20	111/02 <i>6</i> 01 <b>7</b> 1	A 1	10/2011	257/43 Vermozelsi
	/0046027 A1 11/2001 Tai et al. /0056838 A1 5/2002 Ogawa		011/0260171 011/0263082			Yamazaki Yamazaki
2002	JUDIOUS III SILOUL Ogawa	۷(	J11/020JU0Z	111	10/2011	1 CHIICH 2 CHINI

### (56) References Cited

#### U.S. PATENT DOCUMENTS

2011/0263091 A1	10/2011	Yamazaki
2013/0175530 A1	7/2013	Noda et al.
2013/0187152 A1	7/2013	Yamazaki et al.
2013/0221345 A1	8/2013	Ohno et al.
2014/0103337 A1	4/2014	Yamazaki et al.
2014/0103338 A1	4/2014	Yamazaki et al.
2014/0103340 A1	4/2014	Yamazaki et al.
2014/0106504 A1	4/2014	Yamazaki et al.
2014/0113405 A1	4/2014	Tsubuku et al.
2014/0361291 A1	12/2014	Sasagawa et al.

#### FOREIGN PATENT DOCUMENTS

JP	60-198861 A	10/1985
JP	63-210022 A	8/1988
JP	63-210023 A	8/1988
JP	63-210024 A	8/1988
JP	63-215519 A	9/1988
JP	63-239117 A	10/1988
JP	63-265818 A	11/1988
JP	05-251705 A	9/1993
JP	08-264794 A	10/1996
JP	11-505377	5/1999
JP	2000-044236 A	2/2000
JP	2000-150900 A	5/2000
JP	2002-076356 A	3/2002
JP	2002-289859 A	10/2002
JP	2003-086000 A	3/2003
JP	2003-086808 A	3/2003
JP	2004-103957 A	4/2004
JP	2004-273614 A	9/2004
JP	2004-273732 A	9/2004
JP	2006-165528 A	6/2006
JP	2007-096055 A	4/2007
JP	2007-123861 A	5/2007
JP	2008-165528 A	7/2008
WO	WO-2004/114391	12/2004

#### OTHER PUBLICATIONS

Meiboom.S et al., "Theory of the Blue Phase of Cholesteric Liquid Crystals", Phys. Rev. Lett. (Physical Review Letters), May 4, 1981, vol. 46, No. 18, pp. 1216-1219.

Costello.M et al., "Electron Microscopy of a Cholesteric Liquid Crystal and Its Blue Phase", Phys. Rev. A (Physical Review. A), May 1, 1984, vol. 29, No. 5, pp. 2957-2959.

Kimizuka.N. et al., "Spinel,YbFe2O4, and Yb2Fe3O7 Types of Structures for Compounds in the In2O3 and Sc2O3—A2O3—BO Systems [A; Fe, Ga, or Al; B: Mg, Mn, Fe, Ni, Cu,or Zn] at Temperatures over 1000° C.", Journal of Solid State Chemistry, 1985, vol. 60, pp. 382-384.

Nakamura.M et al., "The phase relations in the In203—Ga2ZnO4—ZnO system at 1350° C.", Journal of Solid State Chemistry, Aug. 1, 1991, vol. 93, No. 2, pp. 298-315.

Kitzerow.H et al., "Observation of Blue Phases in Chiral Networks", Liquid Crystals, 1993, vol. 14, No. 3, pp. 911-916.

Kimizuka.N. et al., "Syntheses and Single-Crystal Data of Homologous Compounds, In2O3(ZnO)m (m = 3, 4, and 5), InGaO3(ZnO)3, and Ga2O3(ZnO)m (m = 7, 8, 9, and 16) in the In2O3—ZnGa2O4—ZnO System", Journal of Solid State Chemistry, Apr. 1, 1995, vol. 116, No. 1, pp. 170-178.

Chern.H et al., "An Analytical Model for the Above-Threshold Characteristics of Polysilicon Thin-Film Transistors", IEEE Transactions on Electron Devices, Jul, 1, 1995, vol. 42, No. 7, pp. 1240-1246.

Prins.M et al., "A Ferroelectric Transparent Thin-Film Transistor", Appl. Phys. Lett. (Applied Physics Letters), Jun. 17, 1996, vol. 68, No. 25, pp. 3650-3652.

Li.C et al., "Modulated Structures of Homologous Compounds InMO3(ZnO)m (M=In,Ga; m=Integer) Described by Four-Dimensional Superspace Group", Journal of Solid State Chemistry, 1998, vol. 139, pp. 347-355.

Kikuchi.H et al., "Polymer-Stabilized Liquid Crystal Blue Phases", Nature Materials, Sep. 2, 2002, vol. 1, pp. 64-68.

Tsuda.K et al., "Ultra Low Power Consumption Technologies for Mobile TFT-LCDs", IDW '02: Proceedings of the 9th International Display Workshops, Dec. 4, 2002, pp. 295-298.

Nomura.K et al., "Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor", Science, May 23, 2003, vol. 300, No. 5623, pp. 1269-1272.

Ikeda.T et al., "Full-Functional System Liquid Crystal Display Using CG-Silicon Technology", SID Digest '04: SID International Symposium Digest of Technical Papers, 2004, vol. 35, pp. 860-863. Nomura.K et al., "Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors", Nature, Nov. 25, 2004, vol. 432, pp. 488-492.

Dembo.H et al., "RFCPUS on Glass and Plastic Substrates Fabricated by TFT Transfer Technology", IEDM 05: Technical Digest of International Electron Devices Meeting, Dec. 5, 2005, pp. 1067-1069.

Kanno.H et al., "White Stacked Electrophosphorecent Organic Light-Emitting Devices Employing MOO3 as a Charge-Generation Layer", Adv. Mater. (Advanced Materials), 2006, vol. 18, No. 3, pp. 339-342.

Lee.H et al., "Current Status of, Challenges to, and Perspective View of AM-OLED", IDW '06: Proceedings of the 13th International Display Workshops, Dec. 7, 2006, pp. 663-666.

Hosono.H, "68.3:Invited Paper:Transparent Amorphous Oxide Semiconductors for High Performance TFT", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1830-1833.

Hirao.T et al., "Novel Top-Gate Zinc Oxide Thin-Film Transistors (ZnO TFTS) for AMLCDS", J. Soc. Inf. Display (Journal of the Society for Information Display), 2007, vol. 15, No. 1, pp. 17-22. Park.S et al., "Challenge to Future Displays: Transparent AMOLED Driven by Peald Grown ZnO TFT", IMID '07 Digest, 2007, pp. 1249-1252.

Kikuchi.H et al., "62.2:Invited Paper:Fast Electro-Optical Switching in Polymer-Stabilized Liquid Crystalline Blue Phase for Display Application", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1737-1740.

Miyasaka.M, "SUFTLA Flexible Microelectronics on Their Way to Business", SID Digest '07: SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1673-1676.

Kurokawa.Y et al., "UHF RFCPUS on Flexible and Glass Substrates for Secure RFID Systems", Journal of Solid-State Circuits, 2008, vol. 48, No. 1, pp. 292-299.

Jeong.J et al., "3.1: Distinguished Paper: 12.1-Inch WXGA AMOLED Display Driven by Indium-Gallium-Zinc Oxide TFTs Array", SID Digest '08: SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, No. 1, pp. 1-4.

Lee.J et al., "World's Largest (15-Inch) XGA AMLCD Panel Using IGZO Oxide TFT", SID Digest '08: SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 625-628. Park.J et al., "Amorphous Indium-Gallium-Zinc Oxide TFTS and Their Application for Large Size AMOLED", AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 275-278.

Takahashi.M et al., "Theoretical Analysis of IGZO Transparent Amorphous Oxide Semiconductor", IDW '08: Proceedings of the 15th International Display Workshops, Dec. 3, 2008, pp. 1637-1640. Sakata.J et al., "Development of 4.0-In. AMOLED Display With Driver Circuit Using Amorphous In—Ga—Zn-Oxide TFTS", IDW '09: Proceedings of the 16th International Display Workshops, 2009, pp. 689-692.

Asaoka.Y et al., "29.1: Polarizer-Free Reflective LCD Combined With Ultra Low-Power Driving Technology", SID Digest '09: SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 395-398.

Nowatari.H et al., "60.2: Intermediate Connector With Suppressed Voltage Loss for White Tandem OLEDS", SID Digest '09: SID International Symposium Digest of Technical Papers, May 31, 2009, vol. 40, pp. 899-902.

Jin.D et al., "65.2:Distinguished Paper: World-Largest (6.5") Flexible Full Color Top Emission AMOLED Display on Plastic Film and

## (56) References Cited

#### OTHER PUBLICATIONS

its Bending Properties", SID Digest '09: SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 983-985. Lee.M et al., "15.4:Excellent Performance of Indium-Oxide-Based Thin-Film Transistors by DC Sputtering", SID Digest '09: SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 191-193.

Cho.D et al., "21.2:Al and Sn-Doped Zinc Indium Oxide Thin Film Transistors for AMOLED Back Plane", SID Digest '09: SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 280-283.

Kikuchi.H et al., "39.1:Invited Paper:Optically Isotropic Nano-Structured Liquid Crystal Composites for Display Applications", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 578-581.

Osada.T et al., "15.2: Development of Driver-Integrated Panel using Amorphous In—Ga—Zn-Oxide TFT", SID Digest '09 : SID International Symposium of Technical Papers, May 31, 2009, pp. 184-187.

Ohara.H et al., "21.3:4.0 In. QVGA AMOLED Display Using In—Ga—Zn-Oxide TFTS With a Novel Passivation Layer", SID Digest '09: SID International Syposium Digest of Technical Papers, May 31, 2009, pp. 284-287.

Godo.H et al., "P-9:Numerical Analysis on Temperature Dependence of Characteristics of Amorphous In—Ga—Zn-Oxide TFT", SID Digest '09 : SID International Symposium Digest of Technical Papers, May 31, 2009, pp. 1110-1112.

Osada.T et al., "Development of Driver-Integrated Panel Using Amorphous In—Ga—Zn-Oxide TFT", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 33-36.

Godo.H et al., "Temperature Dependence of Characteristics and Electronic Structure for Amorphous In—Ga—Zn-Oxide TFT", AM-FPD '09 Digest of Technical Papers, Jul. 1, 2009, pp. 41-44. Ohara.H et al., "Amorphous In—Ga—Zn-Oxide TFTs with Suppressed Variation for 4.0 inch QVGA AMOLED Display", AM-FPD '09 Digest of Technial Papers, Jul. 1, 2009, pp. 227-230, The Japan Society of Applied Physics.

Park.J et al., "High performance amorphous oxide thin film transistors with self-aligned top-gate structure", IEDM 09: Technical Digest of International Electron Devices Meeting, Dec. 7, 2009, pp. 191-194.

Nakamura.M, "Synthesis of Homologous Compound with New Long-Period Structure", NIRIM Newsletter, Mar. 1, 1995, vol. 150, pp. 1-4.

Hosono.H et al., "Working hypothesis to explore novel wide band gap electrically conducting amorphous oxides and examples", J. Non-Cryst. Solids (Journal of Non-Crystalline Solids), 1996, vol. 198-200, pp. 165-169.

Orita.M et al., "Mechanism of Electrical Conductivity of Transparent InGaZnO4", Phys. Rev. B (Physical Review B), Jan. 15, 2000, vol. 61, No. 3, pp. 1811-1816.

Van de Walle.C, "Hydrogen as a Cause of Doping in Zinc Oxide", Phys. Rev. Lett. (Physical Review Letters), Jul. 31, 2000, vol. 85, No. 5, pp. 1012-1015.

Orita.M et al., "Amorphous transparent conductive oxide InGaO3(ZnO)m (m<4):a Zn4s conductor", Philosophical Magazine, 2001, vol. 81, No. 5, pp. 501-515.

Janotti.A et al., "Oxygen Vacancies in ZnO", Appl. Phys. Lett. (Applied Physics Letters), 2005, vol. 87, pp. 122102-1-122102-3. Clark.S et al., "First Principles Methods Using CASTEP", Zeitschrift für Kristallographie, 2005, vol. 220, pp. 567-570.

Nomura.K et al., "Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors", Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics), 2006, vol. 45, No. 5B, pp. 4303-4308.

Janotti.A et al., "Native Point Defects in ZnO", Phys. Rev. B (Physical Review. B), Oct. 4, 2007, vol. 76, No. 16, pp. 165202-1-165202-22.

Lany.S et al., "Dopability, Intrinsic Conductivity, and Nonstoichiometry of Transparent Conducting Oxides", Phys. Rev. Lett. (Physical Review Letters), Jan. 26, 2007, vol. 98, pp. 045501-1-045501-4.

Park.J et al., "Improvements in the Device Characteristics of Amorphous Indium Gallium Zinc Oxide Thin-Film Transistors by Ar Plasma Treatment", Appl. Phys. Lett. (Applied Physics Letters), Jun. 26, 2007, vol. 90, No. 26, pp. 262106-1-262106-3.

Park.J et al., "Electronic Transport Properties of Amorphous Indium-Gallium-Zinc Oxide Semiconductor Upon Exposure to Water", Appl. Phys. Lett. (Applied Physics Letters), 2008, vol. 92, pp. 072104-1-072403-3.

Hsieh.H et al., "P-29:Modeling of Amorphous Oxide Semiconductor Thin Film Transistors and Subgap Density of States", SID Digest '08: SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 1277-1280.

Oba.F et al., "Defect energetics in ZnO: a hybrid Hartree-Fock density functional study", Phys. Rev. B (Physical Review. B), 2008, vol. 77, pp. 2452002-1-245202-6.

Kim.S et al., "High-Performance oxide thin film transistors passivated by various gas plasmas", 214th ECS Meeting, 2008, No. 2317, ECS.

Hayashi.R et al., "42.1: Invited Paper: Improved Amorphous In—Ga—Zn—O TFTS", SID Digest '08: SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 621-624. Son.K et al., "42.4L: Late-News Paper: 4 Inch QVGA AMOLED Driven by the Threshold Voltage Controlled Amorphous GIZO (Ga2O3—In2O3—ZnO) TFT", SID Digest '08: SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 633-636.

Park.Sang-Hee et al., "42.3: Transparent ZnO Thin Film Transistor for the Application of High Aperture Ratio Bottom Emission AM-OLED Display", SID Digest '08: SID International Symposium Digest of Technical Papers, May 20, 2008, vol. 39, pp. 629-632.

Fung.T et al., "2-D Numerical Simulation of High Performance Amorphous In—Ga—Zn—O TFTs for Flat Panel Displays", AM-FPD '08 Digest of Technical Papers, Jul. 2, 2008, pp. 251-252, The Japan Society of Applied Physics.

Mo.Y et al., "Amorphous Oxide TFT Backplanes for Large Size AMOLED Displays", IDW '08: Proceedings of the 6th International Display Workshops, Dec. 3, 2008, pp. 581-584.

Asakuma.N. et al., "Crystallization and Reduction of SOL-GEL-Derived Zinc Oxide Films by Irradiation with Ultraviolet Lamp", Journal of SOL-GEL Science and Technology, 2003, vol. 26, pp. 181-184.

Fortunato.E et al., "Wide-Bandgap High-Mobility Zno Thin-Film Transistors Produced at Room Temperature", Appl. Phys. Lett. (Applied Physics Letters), Sep. 27, 2004, vol. 85, No. 13, pp. 2541-2543.

Masuda.S et al., "Transparent thin film transistors using ZnO as an active channel layer and their electrical properties", J. Appl. Phys. (Journal of Applied Physics), Feb. 1, 2003, vol. 93, No. 3, pp. 1624-1630.

Oh.M et al., "Improving the Gate Stability of ZnO Thin-Film Transistors With Aluminum Oxide Dielectric Layers", J. Electrochem Soc. (Journal of the Electrochemical Society), 2008, vol. 155, No. 12, pp. H1009-H1014.

Park.J et al., "Dry etching of ZnO films and plasma-induced damage to optical properties", J. Vac. Sci. Technol. B (Journal of Vacuum Science & Technology B), Mar. 1, 2003, vol. 21, No. 2, pp. 800-803. Ueno.K et al., "Field-Effect Transistor on SrTiO3 With Sputtered A1203 Gate Insulator", Appl. Phys. Lett. (Applied Physics Letters), Sep. 1, 2003, vol. 83, No. 9, pp. 1755-1757.


Nomura.K et al., "Carrier transport in transparent oxide semiconductor with intrinsic structural randomness probed using single-crystalline InGaO3(ZnO)5 films", Appl. Phys. Lett. (Applied Physics Letters), Sep. 13, 2004, vol. 85, No. 11, pp. 1993-1995.


<sup>\*</sup> cited by examiner

**A**3

170 FIG. 1A 130 A4 125 **A**1 150 140

FIG. 1B 180 170 185 160 150 **A**1 110 125 130 101 FIG. 1C






601

<u>0U I</u>		
580 (AlOx\SiON)	<u>602</u>	
570 (TaN\W)	580 (AlOx\SiON)	<u>603</u>
560 (SiON)	570 (TaN\W)	580 (AlOx\SiON)
540 (W)	560 (SiON)	540 (W)
530 (OS : IGZO)	540 (W)	530 (OS : IGZO)
520 (SiON)	520 (SiON)	520 (SiON)
510 (Substrate)	510 (Substrate)	510 (Substrate)

#### <u>604</u>

580 (AlOx\SiON)	<u>605</u>
540 (W)	580 (AlOx\SiON)
520 (SiON)	520 (SiON)
510 (Substrate)	510 (Substrate)



150

140

FIG. 4A

130

130


B4

170


B1


B1


B2




**B3** 












FIG. 6B




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 8A




FIG. 8B




FIG. 8C

180
185
180
185
180
185
181

B2 B3

B4

FIG. 9A





FIG. 9B






FIG. 10A






FIG. 10B








FIG. 12




FIG. 13A






FIG. 13B








FIG. 14C




FIG. 15A

FIG. 15B

FIG. 15C

CAAC-OS




FIG. 15D

nc-OS




FIG. 16A





FIG. 16B

60 nm

as-sputtered

FIG. 16C



after 450°C heat treatment





FIG. 18






FIG. 19C 3400 3004 3004 3003

FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24A




FIG. 24B




FIG. 24C




FIG. 25 CHANNE OF THE PARTY OF THE PART > 8009 **-8011** 





FIG. 26C







FIG. 27A






FIG. 27C




FIG. 27D







FIG. 27E







# SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

## CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. application Ser. No. 14/532,406, filed Nov. 4, 2014, now allowed, which claims the benefit of a foreign priority application filed in Japan as Serial No. 2013-231209 on Nov. 7, 2013, both of 10 which are incorporated by reference.

#### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to an object, a method, or a manufacturing method. In addition, the present invention relates to a process, a machine, manufacture, or a composition of matter. In particular, the present invention relates to, for example, a semiconductor device, a display device, a 20 light-emitting device, a power storage device, an imaging device, a driving method thereof, or a manufacturing method thereof. One embodiment of the present invention relates to a semiconductor device or a method of manufacturing the semiconductor device.

In this specification and the like, a semiconductor device generally means a device that can function by utilizing semiconductor characteristics. A transistor and a semiconductor circuit are embodiments of semiconductor devices. In electronic device includes a semiconductor device.

#### 2. Description of the Related Art

A technique by which a transistor is formed using a semiconductor film formed over a substrate having an insulating surface has been attracting attention. The transis- <sup>35</sup> tor is used in a wide range of electronic devices such as an integrated circuit (IC) and an image display device (display device). A silicon-based semiconductor material is widely known as a material for a semiconductor thin film that can be used in a transistor. As another material, an oxide 40 semiconductor has been attracting attention.

For example, a transistor whose active layer includes an amorphous oxide semiconductor containing indium (In), gallium (Ga), and zinc (Zn) is disclosed in Patent Document

#### REFERENCE

# Patent Document

[Patent Document 1] Japanese Published Patent Application No. 2006-165528

#### SUMMARY OF THE INVENTION

It is known that an oxygen vacancy in an oxide semiconductor contributes to the formation of a donor; thus, in the case where the oxide semiconductor is used for a channel formation region of a transistor, an oxide semiconductor layer including as few oxygen vacancies as possible is 60 preferably used.

However, even when an oxide semiconductor layer includes few oxygen vacancies initially, oxygen vacancies will increase in number from various causes in a manufacturing process of a transistor. An increase in the number of 65 includes crystals with c-axis alignment. oxygen vacancies in an oxide semiconductor layer causes poor electrical characteristics in some cases; for example,

the transistor becomes normally-on, leakage current increases, or threshold voltage is shifted due to stress application.

Therefore, an object of one embodiment of the present 5 invention is to provide a semiconductor device with a structure in which an increase in the number of oxygen vacancies in an oxide semiconductor layer can be suppressed. Another object is to provide a semiconductor device with a structure in which the number of oxygen vacancies in an oxide semiconductor layer can be reduced. Another object is to provide a semiconductor device with favorable electrical characteristics. Another object is to provide a highly reliable semiconductor device. Another object is to provide a semiconductor device with low power consump-15 tion. Another object is to provide a semiconductor device that can be manufactured in a simple process. Another object is to provide a novel semiconductor device or the like. Another object is to provide a manufacturing method of the semiconductor device.

Note that the descriptions of these objects do not disturb the existence of other objects. In one embodiment of the present invention, there is no need to achieve all the objects. Other objects will be apparent from and can be derived from the description of the specification, the drawings, the claims, 25 and the like.

One embodiment of the present invention relates to a transistor including an oxide semiconductor layer in a channel formation region and including a source electrode layer and a drain electrode layer in contact with a surface of the some cases, a storage device, a display device, or an 30 oxide semiconductor layer that is opposite to a surface on which a gate electrode layer is formed with a gate insulating film provided therebetween.

> One embodiment of the present invention is a semiconductor device including an oxide insulating layer; intermediate layers apart from each other over the oxide insulating layer; a source electrode layer and a drain electrode layer over the intermediate layers; an oxide semiconductor layer that is electrically connected to the source electrode layer and the drain electrode layer and is in contact with the oxide insulating layer; a gate insulating film over the source electrode layer, the drain electrode layer, and the oxide semiconductor layer; and a gate electrode layer that is over the gate insulating film and overlaps with the source electrode layer, the drain electrode layer, and the oxide semi-45 conductor layer.

> The intermediate layer is preferably formed using a single layer or stacked layers of one or more materials selected from aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, haf-50 nium oxide, hafnium oxynitride, yttria-stabilized zirconia (YSZ), titanium nitride, tantalum nitride, gold, platinum, palladium, and ruthenium.

> Top surface areas of the intermediate layers can be substantially the same as top surface areas of the source 55 electrode layer and the drain electrode layer or can be larger than the top surface areas of the source electrode layer and the drain electrode layer.

Top surface shapes of the gate electrode layer, the gate insulating film, and the oxide semiconductor layer can be substantially the same or similar to each other.

For the oxide semiconductor layer, an In—M—Zn oxide (M is Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf) or the like can be used.

Furthermore, the oxide semiconductor layer preferably

The oxide semiconductor layer can be a stack in which a first oxide semiconductor layer, a second oxide semicon-

ductor layer, and a third oxide semiconductor layer are formed in this order from the oxide insulating layer side.

The oxide semiconductor layer may include a stack in which the first oxide semiconductor layer and the second oxide semiconductor layer are formed in this order from the 5 oxide insulating layer side and the third oxide semiconductor layer covering part of the stack.

A conduction band minimum of the first oxide semiconductor layer and a conduction band minimum of the third oxide semiconductor layer are preferably closer to a vacuum 10 level than that of the second oxide semiconductor layer by 0.05 eV or more and 2 eV or less.

It is preferable that the first oxide semiconductor layer, the second oxide semiconductor layer, and the third oxide semiconductor layer each include an In—M—Zn oxide (M 15 is Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf), and that an atomic ratio of M to In in each of the first oxide semiconductor layer and the third oxide semiconductor layer be larger than an atomic ratio of M to In in the second oxide semiconductor layer.

Another embodiment of the present invention is a method for manufacturing a semiconductor device, including the steps of forming an oxide insulating layer over a substrate, forming a thin film over the oxide insulating layer, forming a first conductive film over the thin film, forming a stack of 25 an intermediate layer and a source electrode layer and a stack of an intermediate layer and a drain electrode layer by selectively etching the thin film and the first conductive film with a first resist mask, forming an oxide semiconductor film over the stacks, fanning an oxide semiconductor layer by 30 selectively etching the oxide semiconductor film with a second resist mask, forming a gate insulating film over the stacks and the oxide semiconductor layer, forming a second conductive film over the gate insulating film, and forming a gate electrode layer by selectively etching the second conductive film with a third resist mask.

Another embodiment of the present invention is a method for manufacturing a semiconductor device, including the steps of forming an oxide insulating layer over a substrate, forming a thin film over the oxide insulating layer, forming 40 a first conductive film over the thin film, forming a stack of an intermediate layer and a source electrode layer and a stack of an intermediate layer and a drain electrode layer by selectively etching the thin film and the first conductive film with a first resist mask, forming an oxide semiconductor film 45 over the stacks, forming a gate insulating film over the oxide semiconductor film, forming a second conductive film over the gate insulating film, and forming a gate electrode layer and an oxide semiconductor layer by selectively etching the second conductive film, the gate insulating film, and the 50 oxide semiconductor film with a second resist mask.

For the oxide semiconductor layer, an In—M—Zn oxide (M is Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf) or the like can be used.

Furthermore, the oxide semiconductor layer preferably 55 includes crystals with c-axis alignment.

The oxide semiconductor layer can be a stack in which a first oxide semiconductor layer, a second oxide semiconductor layer, and a third oxide semiconductor layer are formed in this order from the oxide insulating layer side. 60

Another embodiment of the present invention is a method for manufacturing a semiconductor device, including the steps of faulting an oxide insulating layer over a substrate, forming a thin film over the oxide insulating layer, forming a first conductive film over the thin film, forming a stack of 65 illustrating a transistor; an intermediate layer and a source electrode layer and a stack of an intermediate layer and a drain electrode layer by

selectively etching the thin film and the first conductive film with a first resist mask, forming a first oxide semiconductor film and a second oxide semiconductor film over the stacks, forming a first oxide semiconductor layer and a second oxide semiconductor layer by selectively etching the first oxide semiconductor film and the second oxide semiconductor film with a second resist mask, forming a third oxide semiconductor film over the stacks, the first oxide semiconductor layer, and the second oxide semiconductor layer, forming a gate insulating film over the third oxide semiconductor film, forming a second conductive film over the gate insulating film, and forming a gate electrode layer and a third oxide semiconductor layer by selectively etching the second conductive film, the gate insulating film, and the third oxide semiconductor film with a third resist mask.

Furthermore, the first oxide semiconductor layer, the second oxide semiconductor layer, and the third oxide semiconductor layer preferably include crystals with c-axis alignment.

The thin film is preferably formed using a single layer or stacked layers of one or more materials selected from aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, yttria-stabilized zirconia (YSZ), titanium nitride, tantalum nitride, gold, platinum, palladium, and ruthenium.

Furthermore, a conduction band minimum of the first oxide semiconductor layer and a conduction band minimum of the third oxide semiconductor layer are preferably closer to a vacuum level than that of the second oxide semiconductor layer by 0.05 eV or more and 2 eV or less.

It is preferable that the first oxide semiconductor layer, the second oxide semiconductor layer, and the third oxide semiconductor layer each include an In—M—Zn oxide (M is Al, Ti, Ga, Y, Zr, La, Ce, Nd, or Hf), and that an atomic ratio of M to In in each of the first oxide semiconductor layer and the third oxide semiconductor layer be larger than an atomic ratio of M to In in the second oxide semiconductor layer.

According to one embodiment of the present invention, a semiconductor device with a structure in which an increase in the number of oxygen vacancies in an oxide semiconductor layer can be suppressed can be provided. A semiconductor device with a structure in which the number of oxygen vacancies in an oxide semiconductor layer can be reduced can be provided. A semiconductor device with favorable electrical characteristics can be provided. A highly reliable semiconductor device can be provided. A semiconductor device with low power consumption can be provided. A semiconductor device that can be manufactured in a simple process can be provided. A novel semiconductor device or the like can be provided. A manufacturing method of the semiconductor device can be provided.

Note that the description of these effects does not disturb the existence of other effects. In one embodiment of the present invention, there is no need to obtain all the above effects. Other effects will be apparent from and can be derived from the description of the specification, the drawings, the claims, and the like.

# BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIGS. 1A to 1C are a top view and cross-sectional views

FIG. 2A is a top view of a transistor and FIG. 2B illustrates structures of samples for experiment;

FIG. 3 shows results of TDS measurement;

FIGS. 4A to 4C are a top view and cross-sectional views illustrating a transistor;

FIGS. 5A to 5C are a top view and cross-sectional views illustrating a transistor;

FIGS. 6A and 6B are cross-sectional views illustrating a transistor;

FIGS. 7A to 7C illustrate a method for manufacturing a transistor;

FIGS. 8A to 8C illustrate a method for manufacturing a 10 transistor;

FIGS. 9A to 9C illustrate a method for manufacturing a transistor;

FIGS. 10A to 10C illustrate a method for manufacturing a transistor;

FIGS. 11A to 11C are a top view and cross-sectional views illustrating a transistor;

FIG. 12 is a cross-sectional view illustrating a transistor; FIGS. 13A to 13C illustrate a method for manufacturing a transistor;

FIGS. 14A to 14C are cross-sectional TEM images and a local Fourier transform image of an oxide semiconductor;

FIGS. 15A and 15B show nanobeam electron diffraction patterns of oxide semiconductor films and FIGS. 15C and 15D illustrate an example of a transmission electron diffrac- 25 tion measurement apparatus;

FIG. 16A shows an example of structural analysis by transmission electron diffraction measurement and FIGS. **16**B and **16**C show plan-view TEM images;

FIGS. 17A and 17D are cross-sectional views of semiconductor devices and FIGS. 17B and 17C are circuit diagrams of semiconductor devices;

FIG. 18 is a cross-sectional view of a semiconductor device;

devices and FIG. 19B is a cross-sectional view of a memory device;

FIG. 20 is a cross-sectional view of a semiconductor device;

FIG. 21 illustrates a configuration example of an RF tag; 40

FIG. 22 illustrates a configuration example of a CPU;

FIG. 23 is a circuit diagram of a memory element;

FIG. 24A illustrates a structure example of a display device, and FIGS. 24B and 24C are circuit diagrams of pixels;

FIG. 25 illustrates a display module;

FIGS. 26A to 26F illustrate electronic devices; and

FIGS. 27A to 27F illustrate usage examples of an RF tag.

#### DETAILED DESCRIPTION OF THE INVENTION

Embodiments will be described in detail with reference to drawings. Note that the present invention is not limited to the following description and it will be readily appreciated 55 by those skilled in the art that modes and details can be modified in various ways without departing from the spirit and the scope of the present invention. Therefore, the present invention should not be construed as being limited to the description of the embodiments below. Note that in the 60 structures of the present invention described below, the same portions or portions having similar functions are denoted by the same reference numerals in different drawings, and the description thereof is not repeated in some cases. It is also to be noted that the same components are denoted by 65 different hatching patterns in different drawings, or the hatching patterns are omitted in some cases.

For example, in this specification and the like, an explicit description "X and Y are connected" means that X and Y are electrically connected, X and Y are functionally connected, and X and Y are directly connected. Accordingly, without limiting to a predetermined connection relation, for example, a connection relation shown in drawings or texts, another connection relation is included in the drawings or the texts.

Here, X and Y each denote an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, or a layer).

For example, in the case where X and Y are directly connected, X and Y are connected without an element that enables electrical connection between X and Y (e.g., a 15 switch, a transistor, a capacitor, an inductor, a resistor, a diode, a display element, a light-emitting element, or a load) interposed between X and Y.

For example, in the case where X and Y are electrically connected, one or more elements that enable an electrical 20 connection between X and Y (e.g., a switch, a transistor, a capacitor, an inductor, a resistor, a diode, a display element, a light-emitting element, or a load) can be connected between X and Y. Note that the switch is controlled to be turned on or off. That is, the switch is conducting or not conducting (is turned on or off) to determine whether current flows therethrough or not. Alternatively, the switch has a function of selecting and changing a current path. Note that the case where X and Y are electrically connected includes the case where X and Y are directly connected.

For example, in the case where X and Y are functionally connected, one or more circuits that enable functional connection between X and Y (e.g., a logic circuit such as an inverter, a NAND circuit, or a NOR circuit; a signal converter circuit such as a D/A converter circuit, an A/D FIGS. 19A and 19C are circuit diagrams of memory 35 converter circuit, or a gamma correction circuit; a potential level converter circuit such as a power supply circuit (e.g., a step-up circuit or a step-down circuit) or a level shifter circuit for changing the potential level of a signal; a voltage source; a current source; a switching circuit; an amplifier circuit such as a circuit that can increase signal amplitude, the amount of current, or the like, an operational amplifier, a differential amplifier circuit, a source follower circuit, and a buffer circuit; a signal generation circuit; a memory circuit; or a control circuit) can be connected between X and Y. For 45 example, even when another circuit is interposed between X and Y, X and Y are functionally connected if a signal output from X is transmitted to Y. Note that the case where X and Y are functionally connected includes the case where X and Y are directly connected and X and Y are electrically 50 connected.

> Note that in this specification and the like, an explicit description "X and Y are connected" means that X and Y are electrically connected (i.e., the case where X and Y are connected with another element or circuit provided therebetween), X and Y are functionally connected (i.e., the case where X and Y are functionally connected with another circuit provided therebetween), and X and Y are directly connected (i.e., the case where X and Y are connected without another element or circuit provided therebetween). That is, in this specification and the like, the explicit expression "X and Y are electrically connected" is the same as the explicit simple expression "X and Y are connected".

> For example, any of the following expressions can be used for the case where a source (or a first terminal or the like) of a transistor is electrically connected to X through (or not through) Z1 and a drain (or a second terminal or the like) of the transistor is electrically connected to Y through (or not

through) Z2, or the case where a source (or a first terminal or the like) of a transistor is directly connected to one part of Z1 and another part of Z1 is directly connected to X while a drain (or a second terminal or the like) of the transistor is directly connected to one part of **Z2** and another part of **Z2** 5 is directly connected to Y.

Examples of the expressions include, "X, Y, a source (or a first terminal or the like) of a transistor, and a drain (or a second terminal or the like) of the transistor are electrically connected to each other, and X the source (or the first 10 terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are electrically connected to each other in this order", "a source (or a first terminal or the like) of a transistor is electrically connected to X a drain (or a second terminal or the like) of the transistor 15 is electrically connected to Y, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are electrically connected to each other in this order", and "X is electrically connected to Y through a source (or a first terminal or the 20 like) and a drain (or a second terminal or the like) of a transistor, and X, the source (or the first terminal or the like) of the transistor, the drain (or the second terminal or the like) of the transistor, and Y are provided to be connected in this order". When the connection order in a circuit structure is 25 defined by an expression similar to the above examples, a source (or a first terminal or the like) and a drain (or a second terminal or the like) of a transistor can be distinguished from each other to specify the technical scope.

Other examples of the expressions include "a source (or 30) a first terminal or the like) of a transistor is electrically connected to X through at least a first connection path, the first connection path does not include a second connection path, the second connection path is a path between the source (or the first terminal or the like) of the transistor and 35 tion, and the direction of the dashed-dotted line A3-A4 is a drain (or a second terminal or the like) of the transistor, **Z1** is on the first connection path, the drain (or the second terminal or the like) of the transistor is electrically connected to Y through at least a third connection path, the third connection path does not include the second connection 40 path, and **Z2** is on the third connection path", "a source (or a first terminal or the like) of a transistor is electrically connected to X through at least Z1 on a first connection path, the first connection path does not include a second connection path, the second connection path includes a connection 45 path through the transistor, a drain (or a second terminal or the like) of the transistor is electrically connected to Y through at least **Z2** on a third connection path, and the third connection path does not include the second connection path", and "a source (or a first terminal or the like) of a 50 transistor is electrically connected to X through at least Z1 on a first electrical path, the first electrical path does not include a second electrical path, the second electrical path is an electrical path from the source (or the first terminal or the like) of the transistor to a drain (or a second terminal or the 55 like) of the transistor, the drain (or the second terminal or the like) of the transistor is electrically connected to Y through at least Z2 on a third electrical path, the third electrical path does not include a fourth electrical path, and the fourth electrical path is an electrical path from the drain (or the 60 second terminal or the like) of the transistor to the source (or the first terminal or the like) of the transistor". When the connection path in a circuit structure is defined by an expression similar to the above examples, a source (or a first terminal or the like) and a drain (or a second terminal or the 65 like) of a transistor can be distinguished from each other to specify the technical scope.

Note that one embodiment of the present invention is not limited to these expressions which are just examples. Here, each of X, Y, Z1, and Z2 denotes an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, a layer, or the like).

Even when independent components are electrically connected to each other in a circuit diagram, one component has functions of a plurality of components in some cases. For example, when part of a wiring also functions as an electrode, one conductive film functions as the wiring and the electrode. Thus, "electrical connection" in this specification includes in its category such a case where one conductive film has functions of a plurality of components.

Note that the terms "film" and "layer" can be interchanged with each other depending on the case or circumstances. For example, the term "conductive layer" can be changed into the term "conductive film" in some cases. Also, the term "insulating film" can be changed into the term "insulating layer" in some cases.

#### Embodiment 1

In this embodiment, a semiconductor device which is one embodiment of the present invention is described with reference to drawings.

FIGS. 1A to 1C are a top view and cross-sectional views of a transistor 101 of one embodiment of the present invention. FIG 1A is the top view. FIG. 1B illustrates a cross section taken along dashed-dotted line A1-A2 in FIG. 1A. FIG. 1C illustrates a cross section taken along dashed-dotted line A3-A4 in FIG. 1A. In FIGS. 1A to 1C, some components are enlarged, reduced in size, or omitted for easy understanding. In some cases, the direction of the dasheddotted line A1-A2 is referred to as a channel length direcreferred to as a channel width direction.

The transistor 101 includes a base insulating film 120 formed over a substrate 110, intermediate layers 125 formed over the base insulating film, a source electrode layer 140 and a drain electrode layer 150 formed over the intermediate layers, an oxide semiconductor layer 130 electrically connected to the source electrode layer and the drain electrode layer, a gate insulating film 160 formed over the oxide semiconductor layer, and a gate electrode layer 170 formed over the gate insulating film. In addition, an insulating layer 180 may be provided over the gate insulating film 160 and the gate electrode layer 170. Furthermore, an insulating layer 185 formed using an oxide may be formed over the insulating layer **180**. The insulating layers may be provided as needed and another insulating layer may be further provided thereover.

Note that functions of a "source" and a "drain" of a transistor are sometimes replaced with each other when a transistor of opposite polarity is used or when the direction of current flow is changed in circuit operation, for example. Therefore, the terms "source" and "drain" can be replaced with each other in this specification.

Note that at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided on at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130.

Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is in contact with at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130.

9

Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is in contact with at least part (or the whole) of a semiconductor layer such as the oxide semiconductor layer 130.

Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is electrically connected to at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130. Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is electrically connected to at least part (or the whole) of a semiconductor layer such as the oxide semiconductor layer 130.

Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided near at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130. Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided near at least part (or the whole) of a semiconductor layer such as the oxide semiconductor layer 130.

Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided next to at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130. Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided next to at least part (or the whole) of a semiconductor layer such as the oxide semiconductor layer 130.

Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided obliquely above at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130. Alternatively, at least part (or the whole) of the source electrode layer 140 (and/or the drain electrode layer 150) is provided obliquely above at least part (or the whole) of a semiconductor layer such as the oxide semiconductor layer 130.

Alternatively, at least part (or the whole) of the source 45 electrode layer 140 (and/or the drain electrode layer 150) is provided above at least part (or the whole) of a surface, a side surface, a top surface, and/or a bottom surface of a semiconductor layer such as the oxide semiconductor layer 130. Alternatively, at least part (or the whole) of the source 50 electrode layer 140 (and/or the drain electrode layer 150) is provided above at least part (or the whole) of a semiconductor layer such as the oxide semiconductor layer 130.

A surface of the oxide semiconductor layer 130 that is opposite to a surface in contact with the gate insulating film 55 160, for example, is partly in contact with the base insulating film 120. Furthermore, surfaces of the source electrode layer 140 and the drain electrode layer 150 that are opposite to surfaces in contact with the oxide semiconductor layer 130, for example, are in contact with the intermediate layers 125.

An oxygen vacancy in the oxide semiconductor layer 130 contributes to the formation of a donor; thus, a material including as few oxygen vacancies as possible is preferably used for the oxide semiconductor layer 130. However, even when the oxide semiconductor layer 130 includes few 65 oxygen vacancies initially, oxygen vacancies will increase in number from various causes in a manufacturing process of

10

the transistor. An increase in the number of oxygen vacancies in an oxide semiconductor layer leads to poor electrical characteristics in some cases.

In order to compensate an oxygen vacancy in the oxide semiconductor layer 130, it is preferable that an oxide insulating layer used as the base insulating film 120 have an oxygen content higher than that in the stoichiometric composition so that oxygen is easily supplied to the oxide semiconductor layer 130 from the base insulating film 120.

However, metal layers used as a source electrode layer and a drain electrode layer are mostly materials which are easily oxidized. In a conventional structure in which the base insulating film is in contact with the source electrode layer and the drain electrode layer, there is a problem in that the base insulating film is easily deprived of oxygen by the metal layers and oxygen cannot be sufficiently supplied to the oxide semiconductor layer.

This problem is shown by an experiment using thermal desorption spectrometry (TDS). A method and results of the experiment are described below.

FIG. 2A is a top view of a top-gate transistor. The transistor includes a base insulating film 520 (not illustrated) over a substrate 510 (not illustrated); an oxide semiconductor layer 530 over the base insulating film; a source electrode layer 540 and a drain electrode layer 550 over the base insulating film and the oxide semiconductor layer; a gate insulating film 560 (not illustrated) over the oxide semiconductor layer, the source electrode layer, and the drain electrode layer; a gate electrode layer 570 over the gate insulating film; and an insulating film 580 (not illustrated) over the gate insulating film and the gate electrode layer.

FIG. 2B illustrates specific structures of stacks corresponding to regions 601 to 605 represented by circles in FIG. 2A. For example, in the region 601, as the base insulating film 520 over the substrate 510, the oxide semiconductor layer (OS) 530, the source electrode layer 540, the gate insulating film 560, the gate electrode layer 570, and the insulating film 580, a silicon oxynitride film that is an oxide insulating layer containing excess oxygen, an IGZO film, a tungsten film, a silicon oxynitride film, a stacked film of tantalum nitride and tungsten, and a stacked film of an aluminum oxide film and a silicon oxynitride film are formed, respectively, in this order.

In the experiment, samples with stacked-layer structures corresponding to the regions 601 to 605 in FIG. 2B are fabricated. A silicon wafer whose surface is provided with a thermal oxidation film is used as a substrate. The TDS analysis is performed after etching off upper layers of the samples while leaving the film corresponding to the base insulating film 520.

FIG. 3 shows the results of the above experiment. In FIG. 3, the samples corresponding to the regions 601 to 605 are compared with each other in ion intensity that shows the amount of released NO (M/z=30) and ion intensity that shows the amount of released  $O_2$  (M/z=32). As is apparent from FIG. 3, in the samples in which the film corresponding to the base insulating film 520 and the film corresponding to the source electrode layer 540 are in contact with each other, the amount of NO and  $O_2$  released from the film corresponding to the base insulating film 520 is extremely small. That is, it is suggested that the base insulating film 520 is deprived of oxygen by the source electrode layer 540 and the drain electrode layer 550.

Thus, in one embodiment of the present invention, as illustrated in FIGS. 1A and 1B, in a structure in which a first surface of the oxide semiconductor layer 130 is in contact with the gate insulating film 160 and a second surface that

is opposite to the first surface is in contact with the source electrode layer 140 and the drain electrode layer 150, the intermediate layer 125 is provided between the base insulating film 120 and each of the source electrode layer 140 and the drain electrode layer 150. Owing to the intermediate 5 layer, the base insulating film 120 and each of the source electrode layer 140 and the drain electrode layer 150 are not in contact with each other; thus, the base insulating film 120 is not deprived of oxygen by the source electrode layer 140 and the drain electrode layer 150, and oxygen is efficiently 10 supplied to the oxide semiconductor layer 130.

For the intermediate layer **125**, a material that has a high effect of blocking diffusion of oxygen from the base insulating film 120 into the source electrode layer 140 and the drain electrode layer 150 or a material that is not easily 15 bonded to oxygen can be used. For example, a single layer or stacked layers of one or more materials selected from aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, yttria-stabilized zirconia (YSZ), 20 titanium nitride, tantalum nitride, gold, platinum, palladium, and ruthenium can be used. In the case where a conductive material is used for the intermediate layer 125, the intermediate layer 125 also serves as part of the source electrode layer 140 or the drain electrode layer 150.

The patterning for forming the source electrode layer 140 and the drain electrode layer 150 and the patterning for forming the intermediate layers 125 apart from each other can be performed in succession. That is, the intermediate layers 125 can be formed using a resist mask used for the 30 patterning for forming the source electrode layer 140 and the drain electrode layer 150 and the source electrode layer 140 and the drain electrode layer 150 themselves as a mask; thus, the number of lithography steps is not increased.

125 are substantially the same as top surface areas of the source electrode layer 140 and the drain electrode layer 150. Furthermore, in the case where end portions of the intermediate layers 125, the source electrode layer 140, and the drain electrode layer 150 have tapered shapes as illustrated 40 in FIGS. 1A and 1B, the top surface areas of the intermediate layers 125 are larger than the top surface areas of the source electrode layer 140 and the drain electrode layer 150. Note that in the case where the intermediate layers 125, the source electrode layer 140, and the drain electrode layer 150 are 45 partly processed or variation occurs in the etching steps after the formation process of these layers, the top surface areas of the intermediate layers 125 do not satisfy the above relation in some cases.

The transistor of one embodiment of the present invention 50 may have a structure illustrated in FIGS. 4A to 4C. FIG. 4A is a top view and FIG. 4B illustrates a cross section taken along dashed-dotted line B1-B2 in FIG. 4A. FIG. 4C illustrates a cross section taken along dashed-dotted line B3-B4 in FIG. 4A. In FIGS. 4A to 4C, some components are 55 enlarged, reduced in size, or omitted for easy understanding.

A transistor **102** shown in FIGS. **4**A to **4**C differs from the transistor 101 in that a first oxide semiconductor layer 131, a second oxide semiconductor layer 132, and a third oxide semiconductor layer 133 are formed, as the oxide semiconductor layer 130, in this order from the base insulating film **120** side.

The transistor of one embodiment of the present invention may have a structure illustrated in FIGS. **5**A to **5**C. FIG. **5**A is a top view and FIG. 5B illustrates a cross section taken 65 along dashed-dotted line C1-C2 in FIG. 5A. FIG. 5C illustrates a cross section taken along dashed-dotted line C3-C4

in FIG. 5A. In FIGS. 5A to 5C, some components are enlarged, reduced in size, or omitted for easy understanding.

A transistor 103 shown in FIGS. 5A to 5C differs from the transistor 101 and the transistor 102 in that the oxide semiconductor layer 130 includes a stack in which the first oxide semiconductor layer 131 and the second oxide semiconductor layer 132 are formed in this order from the base insulating film 120 side and the third oxide semiconductor layer 133 covering part of the stack.

In the above transistors 102 and 103, for example, oxide semiconductor films with different compositions can be used as the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer **133**.

Next, the components of the transistor of one embodiment of the present invention will be described in detail.

The substrate 110 is not limited to a simple supporting substrate, and may be a substrate where another device such as a transistor is formed. In that case, one of the gate electrode layer 170, the source electrode layer 140, and the drain electrode layer 150 of the transistor may be electrically connected to the above device.

The base insulating film 120 can have a function of supplying oxygen to the oxide semiconductor layer 130 as 25 well as a function of preventing diffusion of impurities from the substrate 110. For this reason, the base insulating film 120 is preferably an insulating film containing oxygen and further preferably, the base insulating film 120 is an insulating film having an oxygen content higher than that in the stoichiometric composition. For example, the base insulating film 120 is a film of which the amount of released oxygen converted into oxygen atoms is 1.0×10<sup>19</sup> atoms/cm<sup>3</sup> or more in TDS analysis. Note that the temperature of the film surface in the IDS analysis is preferably higher than or In this case, top surface areas of the intermediate layers 35 equal to 100° C. and lower than or equal to 700° C., or higher than or equal to 100° C. and lower than or equal to 500° C. In the case where the substrate 110 is provided with another device as described above, the base insulating film 120 also has a function as an interlayer insulating film. In that case, the base insulating film 120 is preferably subjected to planarization treatment such as chemical mechanical polishing (CMP) treatment so as to have a flat surface.

> As the intermediate layer 125, for example, a single layer or stacked layers of one or more materials selected from aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, yttria-stabilized zirconia (YSZ), titanium nitride, tantalum nitride, gold, platinum, palladium, and ruthenium can be used, as described above.

> For the source electrode layer 140 and the drain electrode layer 150, a conductive material that is easily bonded to oxygen is preferably used. For example, Al, Cr, Cu, Ta, Ti, Mo, or W can be used. Among the materials, in particular, it is preferable to use Ti that is easily bonded to oxygen or to use W with a high melting point, which allows subsequent process temperatures to be relatively high. Note that the conductive material that is easily bonded to oxygen includes, in its category, a material to which oxygen is easily diffused.

> When the conductive material that is easily bonded to oxygen is in contact with an oxide semiconductor layer, a phenomenon occurs in which oxygen in the oxide semiconductor layer is diffused to the conductive material that is easily bonded to oxygen. Oxygen vacancies are generated in the vicinity of a region which is in the oxide semiconductor layer and is in contact with the source electrode layer or the drain electrode layer. Hydrogen slightly contained in the

film enters into the oxygen vacancies, whereby the region is markedly changed to an n-type region. Accordingly, the n-type region can serve as a source or a drain of the transistor.

In the transistor 101 in FIGS. 1A to 1C, in the channel formation region, the oxide semiconductor layer 130 is a single layer. In the transistor 102 in FIGS. 4A to 4C, the oxide semiconductor layer 130 has a three-layer structure in which the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133 are stacked in this order from the substrate 110 side. In the transistor 103 in FIGS. 5A to 5C, the oxide semiconductor layer 130 has a three-layer structure as in the transistor 102; however, the transistor 103 is different from the transistor 102 in that the second oxide semiconductor layer 131 and the third oxide semiconductor layer 131 and the third oxide semiconductor layer 133.

Here, for the second oxide semiconductor layer 132, for example, an oxide semiconductor whose electron affinity (an energy difference between a vacuum level and the conduction band minimum) is higher than those of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 is used. The electron affinity can be obtained by 25 subtracting an energy difference between the conduction band minimum and the valence band maximum (what is called an energy gap) from an energy difference between the vacuum level and the valence band maximum (what is called an ionization potential).

In this embodiment, detailed description is given mainly on the case where the oxide semiconductor layer 130 has a three-layer structure; however, there is no limitation on the number of stacked layers. In the case where the oxide semiconductor layer 130 is a single layer as in FIGS. 1A to 35 1C, a layer corresponding to the second oxide semiconductor layer 132 described in this embodiment is used. In the case where the oxide semiconductor layer 130 has a twolayer structure, for example, a structure of the oxide semiconductor layer 130 in FIGS. 4A to 4C or FIGS. 5A to 5C 40 without the third oxide semiconductor layer 133 is employed. In such a case, the second oxide semiconductor layer 132 and the first oxide semiconductor layer 131 can be replaced with each other. In the case where the oxide semiconductor layer 130 has a stacked-layer structure of 45 four or more layers, for example, a structure in which another oxide semiconductor layer is stacked over the threelayer stack described in this embodiment or a structure in which another oxide semiconductor layer is inserted in any one of the interfaces in the three-layer stack can be 50 employed.

The first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 each contain one or more kinds of metal elements contained in the second oxide semiconductor layer 132. For example, the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 are preferably formed using an oxide semiconductor whose conduction band minimum is closer to a vacuum level than that of the second oxide semiconductor layer 132 by 0.05 eV or more, 0.07 eV or more, 0.1 eV or more, or 0.15 60 eV or more and 2 eV or less, 1 eV or less, 0.5 eV or less, or 0.4 eV or less.

In such a structure, when an electric field is applied to the gate electrode layer 170, a channel is formed in the second oxide semiconductor layer 132 whose conduction band 65 minimum is the lowest in the oxide semiconductor layer 130.

14

Further, since the first oxide semiconductor layer 131 contains one or more kinds of metal elements contained in the second oxide semiconductor layer 132, an interface state is unlikely to be formed at the interface between the second oxide semiconductor layer 132 and the first oxide semiconductor layer 131, compared with the interface between the second oxide semiconductor layer 132 and the base insulating film 120 on the assumption that the second oxide semiconductor layer 132 is in contact with the base insulating film 120. The interface state sometimes forms a channel; therefore, the threshold voltage of the transistor is changed in some cases. Thus, with the first oxide semiconductor layer 131, fluctuations in electrical characteristics of the transistor, such as a threshold voltage, can be reduced. Further, the reliability of the transistor can be improved.

Furthermore, since the third oxide semiconductor layer 133 contains one or more kinds of metal elements contained in the second oxide semiconductor layer 132, scattering of carriers is unlikely to occur at the interface between the second oxide semiconductor layer 132 and the third oxide semiconductor layer 133, compared with the interface between the second oxide semiconductor layer 132 and the gate insulating film 160 on the assumption that the second oxide semiconductor layer 132 is in contact with the gate insulating film 160. Thus, with the third oxide semiconductor layer 133, the field-effect mobility of the transistor can be increased.

For the first oxide semiconductor layer **131** and the third oxide semiconductor layer 133, for example, a material 30 containing Al, Ti, Ga, Ge, Y, Zr, Sn, La, Ce, or Hf with a higher atomic ratio than that used for the second oxide semiconductor layer 132 can be used. Specifically, an atomic ratio of any of the above metal elements in the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 is 1.5 times or more, preferably 2 times or more, further preferably 3 times or more as much as that in the second oxide semiconductor layer 132. Any of the above metal elements is strongly bonded to oxygen and thus has a function of suppressing generation of an oxygen vacancy in the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133. That is, an oxygen vacancy is less likely to be generated in the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 than in the second oxide semiconductor layer 132.

Note that when each of the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133 is an In-M-Zn oxide containing at least indium, zinc, and M (M is a metal such as Al, Ti, Ga, Ge, Y, Zr, Sn, La, Ce, or Hf), and the first oxide semiconductor layer 131 has an atomic ratio of In to M and Zn which is  $x_1:y_1:z_1$ , the second oxide semiconductor layer 132 has an atomic ratio of In to M and Zn which is  $x_2:y_2:z_2$ , and the third oxide semiconductor layer 133 has an atomic ratio of In to M and Zn which is  $x_3:y_3:z_3$ , each of  $y_1/x_1$  and  $y_3/x_3$  is preferably larger than  $y_2/x_2$ . Each of  $y_1/x_1$  and  $y_3/x_3$ is 1.5 times or more, preferably 2 times or more, further preferably 3 times or more as large as  $y_2/x_2$ . At this time, when  $y_2$  is greater than or equal to  $x_2$  in the second oxide semiconductor layer 132, the transistor can have stable electrical characteristics. However, when y<sub>2</sub> is 3 times or more as large as  $x_2$ , the field-effect mobility of the transistor is reduced; accordingly, y<sub>2</sub> is preferably smaller than 3 times  $X_2$ .

In the case where Zn and O are not taken into consideration, the proportion of In and the proportion of M in each of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 are preferably less than 50 atomic

% and greater than or equal to 50 atomic %, respectively, further preferably less than 25 atomic % and greater than or equal to 75 atomic %, respectively. Further, in the case where Zn and O are not taken into consideration, the proportion of In and the proportion of M in the second oxide 5 semiconductor layer 132 are preferably greater than or equal to 25 atomic % and less than 75 atomic %, respectively, further preferably greater than or equal to 34 atomic % and less than 66 atomic %, respectively.

The thicknesses of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 are each greater than or equal to 1 nm and less than or equal to 120 nm, preferably greater than or equal to 3 nm and less than or equal to 50 nm. The thickness of the second oxide semiconductor layer 132 is greater than or equal to 1 nm and less than or equal to 200 nm, preferably greater than or equal to 3 nm and less than or equal to 100 nm, further preferably greater than or equal to 3 nm and less than or equal to 50 nm.

Note that in order that a transistor in which an oxide semiconductor layer serves as a channel have stable electrical characteristics, it is effective to reduce the concentration of impurities in the oxide semiconductor layer to make the oxide semiconductor layer intrinsic or substantially intrinsic. The term "substantially intrinsic" refers to the state where an oxide semiconductor layer has a carrier density 25 which is lower than  $1\times10^{17}/\text{cm}^3$ , preferably lower than  $1\times10^{15}/\text{cm}^3$ , further preferably lower than  $1\times10^{13}/\text{cm}^3$ , particularly preferably lower than  $8\times10^{11}/\text{cm}^3$ , still further preferably lower than  $1\times10^{10}/\text{cm}^3$ , yet further preferably lower than  $1\times10^{10}/\text{cm}^3$ , and is  $1\times10^{-9}/\text{cm}^3$  or higher.

In the oxide semiconductor layer, hydrogen, nitrogen, carbon, silicon, and a metal element other than main components of the oxide semiconductor layer are impurities. For example, hydrogen and nitrogen form donor levels to increase the carrier density. In addition, silicon in the oxide 35 semiconductor layer forms an impurity level. The impurity level serves as a trap and might cause deterioration of electrical characteristics of the transistor. Accordingly, in the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor 40 layer 133 and at interfaces between these layers, the impurity concentration is preferably reduced.

In order to make the oxide semiconductor layer intrinsic or substantially intrinsic, in secondary ion mass spectrometry (SIMS), for example, the concentration of silicon at a 45 certain depth of the oxide semiconductor layer or in a region of the oxide semiconductor layer is lower than  $1\times10^{19}$ atoms/cm<sup>3</sup>, preferably lower than 5×10<sup>18</sup> atoms/cm<sup>3</sup>, further preferably lower than  $1\times10^{18}$  atoms/cm<sup>3</sup>. Further, the concentration of hydrogen at a certain depth of the oxide 50 semiconductor layer or in a region of the oxide semiconductor layer is lower than or equal to  $2\times10^{20}$  atoms/cm<sup>3</sup>, preferably lower than or equal to  $5 \times 10^{19}$  atoms/cm<sup>3</sup>, further preferably lower than or equal to  $1\times10^{19}$  atoms/cm<sup>3</sup>, still further preferably lower than or equal to  $5 \times 10^{18}$  atoms/cm<sup>3</sup>. 55 Further, the concentration of nitrogen at a certain depth of the oxide semiconductor layer or in a region of the oxide semiconductor layer is lower than  $5 \times 10^{19}$  atoms/cm<sup>3</sup>, preferably lower than or equal to  $5\times10^{18}$  atoms/cm<sup>3</sup>, further preferably lower than or equal to  $1\times10^{18}$  atoms/cm<sup>3</sup>, still 60 further preferably lower than or equal to  $5 \times 10^{17}$  atoms/cm<sup>3</sup>.

In the case where the oxide semiconductor layer includes crystals, high concentration of silicon or carbon might reduce the crystallinity of the oxide semiconductor layer. In order not to lower the crystallinity of the oxide semicon- 65 ductor layer, for example, the concentration of silicon at a certain depth of the oxide semiconductor layer or in a region

**16** 

of the oxide semiconductor layer may be lower than  $1\times10^{19}$  atoms/cm<sup>3</sup>, preferably lower than  $5\times10^{18}$  atoms/cm<sup>3</sup>. Further, the concentration of carbon at a certain depth of the oxide semiconductor layer or in a region of the oxide semiconductor layer may be lower than  $1\times10^{19}$  atoms/cm<sup>3</sup>, preferably lower than  $5\times10^{18}$  atoms/cm<sup>3</sup>, further preferably lower than  $1\times10^{18}$  atoms/cm<sup>3</sup>, for example.

A transistor in which a highly purified oxide semiconductor layer is used for a channel formation region as described above has an extremely low off-state current. For example, in the case where the voltage between the source and the drain is set to approximately 0.1 V, 5 V, or 10 V, the off-state current standardized on the channel width of the transistor can be as low as several yoctoamperes per micrometer to several zeptoamperes per micrometer.

Note that as the gate insulating film of the transistor, an insulating film containing silicon is used in many cases; thus, it is preferable that, as in the transistor of one embodiment of the present invention, a region of the oxide semiconductor layer, which serves as a channel, not be in contact with the gate insulating film for the above-described reason. In the case where a channel is formed at the interface between the gate insulating film and the oxide semiconductor layer, scattering of carriers occurs at the interface, whereby the field-effect mobility of the transistor is reduced in some cases. Also from the view of the above, it is preferable that the region of the oxide semiconductor layer, which serves as a channel, be separated from the gate insulating film.

Accordingly, with the oxide semiconductor layer 130 having a stacked-layer structure including the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133, a channel can be formed in the second oxide semiconductor layer 132; thus, the transistor can have a high field-effect mobility and stable electrical characteristics.

In a band structure, the conduction band minimums of the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133 are continuously changed. This can be understood also from the fact that the compositions of the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133 are close to one another and oxygen is easily diffused among the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133. Thus, the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133 have a continuous physical property although they have different compositions and form a stack. In the drawings in this specification, interfaces between the oxide semiconductor layers of the stack are indicated by dotted lines.

The oxide semiconductor layer 130 in which layers containing the same main components are stacked is formed to have not only a simple stacked-layer structure of the layers but also a continuous energy band (here, in particular, a well structure having a U shape in which the conduction band minimums are continuously changed (U-shaped well)). In other words, the stacked-layer structure is formed such that there exists no impurity that forms a defect level such as a trap center or a recombination center at each interface. If impurities exist between the stacked oxide semiconductor layers, the continuity of the energy band is lost and carriers disappear by a trap or recombination at the interface.

For example, an In—Ga—Zn oxide whose atomic ratio of In to Ga and Zn is 1:3:2, 1:3:3, 1:3:4, 1:3:6, 1:6:4, or 1:9:6 can be used for the first oxide semiconductor layer **131** and the third oxide semiconductor layer **133** and an In—Ga—Zn oxide whose atomic ratio of In to Ga and Zn is 1:1:1, 5:5:6, or 3:1:2 can be used for the second oxide semiconductor layer **132**.

The second oxide semiconductor layer 132 of the oxide semiconductor layer 130 serves as a well, so that a channel is formed in the second oxide semiconductor layer 132 in a 10 transistor including the oxide semiconductor layer 130. Note that since the conduction band minimums are continuously changed, the oxide semiconductor layer 130 can also be referred to as a U-shaped well. Further, a channel formed to have such a structure can also be referred to as a buried 15 channel.

Note that trap levels due to impurities or defects might be formed in the vicinity of the interface between an insulating film such as a silicon oxide film and each of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 132 can be distanced away from the trap levels owing to existence of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133.

However, when the energy differences between the conduction band minimum of the second oxide semiconductor layer 132 and the conduction band minimum of each of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 are small, an electron in the second oxide semiconductor layer 132 might reach the trap level by passing over the energy differences. The electron is trapped by the trap level to be negative charge, whereby the threshold voltage of the transistor shifts in the positive direction.

Thus, to reduce fluctuations in the threshold voltage of the transistor, energy differences of at least certain values 35 between the conduction band minimum of the second oxide semiconductor layer 132 and the conduction band minimum of each of the first oxide semiconductor layer 131 and the third oxide semiconductor layer 133 are necessary. Each of the energy differences is preferably greater than or equal to 40 0.1 eV, further preferably greater than or equal to 0.15 eV.

The first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor layer 133 preferably include crystal parts. In particular, when crystals with c-axis alignment are used, the transistor 45 can have stable electrical characteristics.

The gate insulating film 160 can be formed using, for example, an insulating film containing one or more of aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium 50 oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, and tantalum oxide. The gate insulating film 160 may be a stack of any of the above materials. The gate insulating film 160 may contain lanthanum (La), nitrogen, or zirconium (Zr) as 55 an impurity.

An example of a stacked-layer structure of the gate insulating film 160 will be described. The gate insulating film 160 includes, for example, oxygen, nitrogen, silicon, or hafnium. Specifically, the gate insulating film 160 preferably 60 includes hafnium oxide and silicon oxide or silicon oxynitride.

Hafnium oxide has higher dielectric constant than silicon oxide and silicon oxynitride. Therefore, by using hafnium oxide, a physical thickness can be made larger than an 65 equivalent oxide thickness; thus, even in the case where the equivalent oxide thickness is less than or equal to 10 nm or

**18** 

less than or equal to 5 nm, leakage current due to tunnel current can be low. That is, it is possible to provide a transistor with a low off-state current. Moreover, hafnium oxide with a crystalline structure has higher dielectric constant than hafnium oxide with an amorphous structure. Therefore, it is preferable to use hafnium oxide with a crystalline structure in order to provide a transistor with a low off-state current. Examples of the crystalline structure include a monoclinic crystal structure and a cubic crystal structure. Note that one embodiment of the present invention is not limited to the above examples.

In some cases, an interface state due to a defect exists in hafnium oxide having a crystalline structure in a formation surface where the hafnium oxide having the crystalline structure is formed. The interface state serves as a trap center in some cases. Therefore, when hafnium oxide is provided near a channel region of a transistor, the electrical characteristics of the transistor might deteriorate because of the interface state. In order to reduce the adverse effect of the interface state, in some cases, it is preferable to separate the channel region of the transistor and the hafnium oxide from each other by providing another film therebetween. The film has a buffer function. The film having a buffer function may be included in the gate insulating film 160 or included in the oxide semiconductor layer 130. That is, the film having a buffer function can be formed using silicon oxide, silicon oxynitride, an oxide semiconductor, or the like. Note that the film having a buffer function is formed using, for example, a semiconductor or an insulator having a larger energy gap than a semiconductor to be the channel region. Alternatively, the film having a buffer function is formed using, for example, a semiconductor or an insulator having lower electron affinity than a semiconductor to be the channel region. Further alternatively, the film having a buffer function is formed using, for example, a semiconductor or an insulator having higher ionization energy than a semiconductor to be the channel region.

In some cases, the threshold voltage of a transistor can be controlled by trapping an electric charge in an interface state (trap center) in hafnium oxide having the above-described crystalline structure in the formation surface where the hafnium oxide having the above-described crystalline structure is formed. In order to make the electric charge exist stably, for example, an insulator having a larger energy gap than hafnium oxide may be provided between the channel region and the hafnium oxide. Alternatively, a semiconductor or an insulator having lower electron affinity than hafnium oxide may be provided. The film having a buffer function may be formed using a semiconductor or an insulator having higher ionization energy than hafnium oxide. With the use of such a semiconductor or an insulator, an electric charge trapped in the interface state is less likely to be released; accordingly, the electric charge can be held for a long period of time.

Examples of such an insulator include silicon oxide and silicon oxynitride. In order to make the interface state in the gate insulating film 160 trap an electric charge, an electron may be transferred from the oxide semiconductor layer 130 toward the gate electrode layer 170. As a specific example, the potential of the gate electrode layer 170 is kept higher than the potential of the source electrode layer 140 or the drain electrode layer 150 under high temperature conditions (e.g., a temperature higher than or equal to 125° C. and lower than or equal to 450° C., typically higher than or equal to 150° C. and lower than or equal to 300° C.) for one second or longer, typically for one minute or longer.

The threshold voltage of a transistor in which a predetermined amount of electrons are trapped in interface states in the gate insulating film 160 or the like shifts in the positive direction. The amount of electrons to be trapped (the amount of change in threshold voltage) can be controlled by adjusting a voltage of the gate electrode layer 170 or time in which the voltage is applied. Note that a location in which an electric charge is trapped is not necessarily limited to the inside of the gate insulating film 160 as long as an electric charge can be trapped therein. A stacked film having a 10 similar structure may be used as another insulating layer.

For the gate electrode layer 170, a conductive film formed using Al, Ti, Cr, Co, Ni, Cu, Y, Zr, Mo, Ru, Ag, Ta, W, or the like can be used. The gate electrode layer may be a stack of any of the above materials. Alternatively, a conductive film 15 containing nitrogen, such as a nitride of the above material, may be used for the gate electrode layer.

An aluminum oxide film is preferably included in the insulating layer 180 over the gate insulating film 160 and the gate electrode layer 170. The aluminum oxide film has a 20 high blocking effect of preventing penetration of both oxygen and impurities such as hydrogen and moisture. Accordingly, during and after the manufacturing process of the transistor, the aluminum oxide film can suitably function as a protective film that has effects of preventing entry of 25 impurities such as hydrogen and moisture, which cause variations in the electrical characteristics of the transistor, into the oxide semiconductor layer 130, preventing release of oxygen, which is a main component of the oxide semiconductor layer 130, from the oxide semiconductor layer, 30 and preventing unnecessary release of oxygen from the base insulating film 120. Further, oxygen contained in the aluminum oxide film can be diffused in the oxide semiconductor layer 130.

Further, the insulating layer **185** is preferably formed over 35 the insulating layer **180**. Each of the insulating layers can be formed using an insulating film containing one or more of magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, 40 neodymium oxide, hafnium oxide, and tantalum oxide. Each of the insulating layers may be a stack of any of the above materials.

Here, like the base insulating film 120, the insulating layer 185 preferably contains oxygen more than that in the stoi-45 chiometric composition. Oxygen released from the insulating layer 185 can be diffused into the channel formation region in the oxide semiconductor layer 130 through the gate insulating film 160, so that oxygen vacancies formed in the channel formation region can be filled with the oxygen. In 50 this manner, stable electrical characteristics of the transistor can be achieved.

High integration of a semiconductor device requires miniaturization of a transistor. However, it is known that miniaturization of a transistor causes deterioration of electrical 55 characteristics of the transistor. A decrease in channel width causes a reduction in on-state current.

In the transistor of one embodiment of the present invention shown in FIGS. **5**A to **5**C, for example, as described above, the third oxide semiconductor layer **133** is formed so as to cover the second oxide semiconductor layer **132** where a channel is formed and the channel formation layer and the gate insulating film are not in contact with each other. Accordingly, scattering of carriers at the interface between the channel formation layer and the gate insulating film can 65 be reduced and the on-state current of the transistor can be increased.

**20** 

In the transistor of one embodiment of the present invention, the gate electrode layer 170 is formed to electrically surround the oxide semiconductor layer 130 in the channel width direction; accordingly, a gate electric field is applied to the oxide semiconductor layer 130 in the side surface direction in addition to the perpendicular direction. In other words, a gate electric field is applied to the oxide semiconductor layer entirely, so that current flows in the whole of the second oxide semiconductor layer 132 serving as a channel, leading to a further increase in on-state current.

In the transistor of one embodiment of the present invention, the second oxide semiconductor layer 132 is formed over the first oxide semiconductor layer 131, so that an interface state is less likely to be formed. In addition, impurities do not enter the second oxide semiconductor layer 132 from above and below because the second oxide semiconductor layer 132 is positioned at the middle of the three-layer structure. Therefore, the transistor can achieve not only the increase in the on-state current of the transistor but also stabilization of the threshold voltage and a reduction in the S value (subthreshold value). Thus, Icut (current when gate voltage VG is 0 V) can be reduced and power consumption can be reduced. Further, since the threshold voltage of the transistor becomes stable, long-term reliability of the semiconductor device can be improved.

The transistor of one embodiment of the present invention may include a conductive film 172 between the oxide semiconductor layer 130 and the substrate 110 as illustrated in FIG. 6A. When the conductive film is used as a second gate electrode layer, the on-state current can be further increased and the threshold voltage can be controlled. In order to increase the on-state current, for example, the gate electrode layer 170 and the conductive film 172 are set to have the same potential, and the transistor is driven as a dual-gate transistor. In this case, as shown in FIG. 6B, the gate electrode layer 170 and the conductive film 172 may be connected to each other through a contact hole. Furthermore, to control the threshold voltage, a fixed potential, which is different from a potential of the gate electrode layer 170, is supplied to the conductive film 172.

Although an example where a channel or the like is formed in the oxide semiconductor layer 130 or the like is described in this embodiment, one embodiment of the present invention is not limited thereto. For example, depending on cases or conditions, a channel, the vicinity of the channel, a source region, a drain region, or the like may be formed using a material containing silicon (including strained silicon), germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, an organic semiconductor, or the like.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

## Embodiment 2

In this embodiment, a method for manufacturing the transistor 102 described in Embodiment 1 with reference to FIGS. 4A to 4C is mainly described. In addition, a method for manufacturing the transistor 101 in FIGS. 1A to 1C and a method for manufacturing the transistor 103 in FIGS. 5A to 5C are also described.

For the substrate 110, a glass substrate, a ceramic substrate, a quartz substrate, a sapphire substrate, or the like can be used. Alternatively, a single crystal semiconductor substrate or a polycrystalline semiconductor substrate of silicon, silicon carbide, or the like, a compound semiconductor substrate of silicon germanium or the like, a semiconductor-

on-insulator (SOI) substrate, or the like may be used. Still alternatively, any of these substrates provided with a semi-conductor element may be used.

The base insulating film 120 can be formed by a plasma CVD method, a sputtering method, or the like using an oxide 5 insulating film including aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like; a nitride insulating film including silicon nitride, silicon nitride oxide, aluminum nitride, aluminum nitride oxide, or the like; or a film in which any of the above materials are mixed. Alternatively, a stack including any of the above materials may be used, and at least an upper layer of the stack which is in contact with the oxide semiconductor 15 layer 130 is preferably formed using a material containing excess oxygen that might serve as a supply source of oxygen to the oxide semiconductor layer 130.

Oxygen may be added to the base insulating film 120 by an ion implantation method, an ion doping method, a plasma 20 immersion ion implantation method, or the like. Adding oxygen enables the base insulating film 120 to supply oxygen much easily to the oxide semiconductor layer 130.

In the case where a surface of the substrate 110 is made of an insulator and there is no influence of impurity diffusion 25 to the oxide semiconductor layer 130 to be formed later, the base insulating film 120 is not necessarily provided.

In the case of the structure of the transistor in FIGS. 6A and 6B, the conductive film 172 is formed before the formation of the base insulating film 120.

Then, a thin film 325 to be the intermediate layers 125 and a first conductive film 340 to be the source electrode layer 140 and the drain electrode layer 150 are formed over the base insulating film 120 by a sputtering method, a CVD method, an MBE method, or the like (see FIG. 7A).

As the thin film 325, for example, a single layer or stacked layers of one or more materials selected from aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, hafnium oxide, hafnium oxynitride, yttria-stabilized zirconia (YSZ), tita-40 nium nitride, tantalum nitride, gold, platinum, palladium, and ruthenium can be used. For example, a 10-nm-thick aluminum oxide film is formed by a sputtering method.

For the first conductive film **340**, Al, Cr, Cu, Ta, Ti, Mo, W, or an alloy material containing any of these as its main 45 component can be used. For example, a tungsten film with a thickness of 100 nm is formed by a sputtering method, a CVD method, or the like.

Next, a first resist mask 401 is formed over the first conductive film 340. It is preferable that the first resist mask 50 401 be formed by a lithography method using electron beam exposure, liquid immersion exposure, or EUV exposure, for example. In the case of using electron beam exposure, using a negative photoresist material for forming the first resist mask 401 can shorten the time needed for the light exposure 55 step. Then, the first conductive film 340 and the thin film 325 are selectively etched using the first resist mask 401 as a mask, so that a stack of the source electrode layer 140 and the intermediate layer 125 and a stack of the drain electrode layer 150 and the intermediate layer 125 are formed (see 60 FIG. 7B). Note that the base insulating film 120 may be partly etched by over-etching of the thin film 325.

Next, a first oxide semiconductor film 331 to be the first oxide semiconductor layer 131, a second oxide semiconductor film 332 to be the second oxide semiconductor layer 65 132, and a third oxide semiconductor film 333 to be the third oxide semiconductor layer 133 are formed over the base

22

insulating film 120, the stack of the source electrode layer 140 and the intermediate layer 125, and the stack of the drain electrode layer 150 and the intermediate layer 125 by a sputtering method, a CVD method, an MBE method, or the like (see FIG. 7C).

Note that in the case where the transistor 101 in FIGS. 1A to 1C is formed, a single oxide semiconductor layer corresponding to the second oxide semiconductor layer 132 is provided.

In the case where the oxide semiconductor layer 130 has a stacked-layer structure, oxide semiconductor films are preferably formed successively without exposure to the air with the use of a multi-chamber deposition apparatus (e.g., a sputtering apparatus) including a load lock chamber. It is preferable that each chamber of the sputtering apparatus be able to be evacuated to a high vacuum (approximately  $5\times10^{-7}$  Pa to  $1\times10^{-4}$  Pa) by an adsorption vacuum evacuation pump such as a cryopump and that the chamber be able to heat a substrate over which a film is to be deposited to 100° C. or higher, preferably 500° C. or higher, so that water and the like acting as impurities of an oxide semiconductor are removed as much as possible. Alternatively, a combination of a turbo molecular pump and a cold trap is preferably used to prevent back-flow of a gas containing a carbon component, moisture, or the like from an exhaust system into the chamber. Alternatively, a combination of a turbo molecular pump and a cryopump may be used as an exhaust system.

Not only high vacuum evacuation of the chamber but also high purity of a sputtering gas is necessary to obtain a highly purified intrinsic oxide semiconductor. As an oxygen gas or an argon gas used for a sputtering gas, a gas which is highly purified to have a dew point of -40° C. or lower, preferably -80° C. or lower, further preferably -100° C. or lower is used, whereby entry of moisture or the like into the oxide semiconductor film can be prevented as much as possible.

For the first oxide semiconductor film 331, the second oxide semiconductor film 332, and the third oxide semiconductor film 333, any of the materials described in Embodiment 1 can be used. For example, an In—Ga—Zn oxide whose atomic ratio of In to Ga and Zn is 1:3:6, 1:3:4, 1:3:3, or 1:3:2 can be used for the first oxide semiconductor film 331, an In—Ga—Zn oxide whose atomic ratio of In to Ga and Zn is 1:1:1, or 5:5:6 can be used for the second oxide semiconductor film 332, and an In—Ga—Zn oxide whose atomic ratio of In to Ga and Zn is 1:3:6, 1:3:4, 1:3:3, or 1:3:2 can be used for the third oxide semiconductor film 333. Note that the atomic ratio of each of the first oxide semiconductor film 331, the second oxide semiconductor film 332, and the third oxide semiconductor film 333 may vary within a range of ±20% of the above atomic ratio as an error. In the case where a sputtering method is used for deposition, the above material can be used as a target.

An oxide semiconductor that can be used for each of the first oxide semiconductor film 331, the second oxide semiconductor film 332, and the third oxide semiconductor film 333 preferably contains at least indium (In) or zinc (Zn). Both In and Zn are preferably contained. In order to reduce fluctuations in electrical characteristics of the transistor including the oxide semiconductor, the oxide semiconductor preferably contains a stabilizer in addition to In and Zn.

As a stabilizer, gallium (Ga), tin (Sn), hafnium (Hf), aluminum (Al), zirconium (Zr), and the like can be given. As another stabilizer, lanthanoid such as lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium

(Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), or lutetium (Lu) can be given.

As the oxide semiconductor, for example, any of the following can be used: indium oxide, gallium oxide, tin oxide, zinc oxide, an In—Zn oxide, a Sn—Zn oxide, an 5 Al—Zn oxide, a Zn—Mg oxide, a Sn—Mg oxide, an In—Mg oxide, an In—Ga oxide, an In—Ga—Zn oxide, an In—Al—Zn oxide, an In—Sn—Zn oxide, a Sn—Ga—Zn oxide, an Al—Ga—Zn oxide, a Sn—Al—Zn oxide, an In—Hf—Zn oxide, an In—La—Zn oxide, an In—Ce—Zn 10 oxide, an In—Pr—Zn oxide, an In—Nd—Zn oxide, an In—Sm—Zn oxide, an In—Eu—Zn oxide, an In—Gd—Zn oxide, an In—Tb—Zn oxide, an In—Dy—Zn oxide, an In—Ho—Zn oxide, an In—Er—Zn oxide, an In—Tm—Zn oxide, an In—Yb—Zn oxide, an In—Lu—Zn oxide, an 15 In—Sn—Ga—Zn oxide, an In—Hf—Ga—Zn oxide, an In—Al—Ga—Zn oxide, an In—Sn—Al—Zn oxide, an In— Sn—Hf—Zn oxide, and an In—Hf—Al—Zn oxide.

For example, "In—Ga—Zn oxide" means an oxide containing In, Ga, and Zn as its main components. The In— 20 Ga—Zn oxide may contain another metal element in addition to In, Ga, and Zn. Note that in this specification, a film containing the In—Ga—Zn oxide is also referred to as an IGZO film.

A material represented by  $InMO_3(ZnO)_m$  (m>0 is satis- 25 fied, and in is not an integer) may be used. Note that M represents one or more metal elements selected from Ga, Y, Zr, La, Ce, and Nd. Alternatively, a material represented by  $In_2SnO_5(ZnO)_n$  (n>0, n is an integer) may be used.

Note that as described in Embodiment 1 in detail, mate- 30 metal film with the use of the second resist mask 402. rials are selected so that the first oxide semiconductor film 331 and the third oxide semiconductor film 333 each have an electron affinity lower than that of the second oxide semiconductor film 332.

formed by a sputtering method. As a sputtering method, an RF sputtering method, a DC sputtering method, an AC sputtering method, or the like can be used.

In the case of using an In—Ga—Zn oxide, a material whose atomic ratio of In to Ga and Zn is any of 1:1:1, 2:2:1, 40 3:1:2, 5:5:6, 1:3:2, 1:3:3, 1:3:4, 1:3:6, 1:4:3, 1:5:4, 1:6:6, 2:1:3, 1:6:4, 1:9:6, 1:1:4, and 1:1:2 can be used for each of the first oxide semiconductor film 331, the second oxide semiconductor film 332, and the third oxide semiconductor film 333 so that the first oxide semiconductor film 331 and 45 the third oxide semiconductor film 333 each have an electron affinity lower than that of the second oxide semiconductor film 332. In the case where a sputtering method is used for deposition, the above material can be used as a target.

The indium content in the second oxide semiconductor film **332** is preferably higher than those in the first and third oxide semiconductor films 331 and 333. In an oxide semiconductor, the s orbital of heavy metal mainly contributes to carrier transfer, and when the proportion of In in the oxide 55 semiconductor is increased, overlap of the s orbitals is likely to be increased. Therefore, an oxide having a composition in which the proportion of In is higher than that of Ga has higher mobility than an oxide having a composition in which the proportion of In is equal to or lower than that of Ga. 60 Thus, with the use of an oxide having a high indium content for the second oxide semiconductor layer 132, a transistor having high mobility can be achieved.

First heat treatment may be performed after the third oxide semiconductor film 333 is formed. The first heat 65 treatment may be performed at a temperature higher than or equal to 250° C. and lower than or equal to 650° C.,

preferably higher than or equal to 300° C. and lower than or equal to 500° C., in an inert gas atmosphere, an atmosphere containing an oxidizing gas at 10 ppm or more, or a reduced pressure state. Alternatively, the first heat treatment may be performed in such a manner that heat treatment is performed in an inert gas atmosphere, and then another heat treatment is performed in an atmosphere containing an oxidizing gas at 10 ppm or more, in order to compensate released oxygen. The first heat treatment can increase the crystallinity of the first to third oxide semiconductor films 331 to 333 and remove impurities such as water and hydrogen from the base insulating film 120 and the first to third oxide semiconductor films 331 to 333. Note that the first heat treatment may be performed after etching for formation of the first to third oxide semiconductor layers 131 to 133, which is described later.

Next, a second resist mask 402 is formed, and with the resist mask, the third oxide semiconductor film 333, the second oxide semiconductor film 332, and the first oxide semiconductor film 331 are selectively etched, whereby the third oxide semiconductor layer 133, the second oxide semiconductor layer 132, and the first oxide semiconductor layer 131 are formed (see FIG. 8A). It is also possible to use a metal layer as a hard mask to form the third oxide semiconductor layer 133, the second oxide semiconductor layer 132, and the first oxide semiconductor layer 131. The metal layer is obtained by forming a metal film over the third oxide semiconductor film 333 and selectively etching the

Next, the gate insulating film 160 is formed over the third oxide semiconductor layer 133. The gate insulating film 160 can be formed using aluminum oxide, magnesium oxide, silicon oxide, silicon oxynitride, silicon nitride oxide, silicon Note that the oxide semiconductor films are preferably 35 nitride, gallium oxide, germanium oxide, yttrium oxide, zirconium oxide, lanthanum oxide, neodymium oxide, hafnium oxide, tantalum oxide, or the like. The gate insulating film **160** may be a stack of any of the above materials. The gate insulating film 160 can be formed by a sputtering method, a CVD method, an MBE method, or the like.

> Then, a second conductive film 370 (not illustrated) to be the gate electrode layer 170 is formed over the gate insulating film 160. For the second conductive film 370, Al, Ti, Cr, Co, Ni, Cu, Y, Zr, Mo, Ru, Ag, Ta, W, or an alloy material containing any of these as its main component can be used, for example. The second conductive film 370 can be formed by a sputtering method, a CVD method, or the like. A stack including a conductive film containing any of the above materials and a conductive film containing nitrogen, or a 50 conductive film containing nitrogen may be used for the second conductive film 370.

After that, a third resist mask 403 is formed over the second conductive film 370, and the second conductive film 370 is selectively etched using the third resist mask to form the gate electrode layer 170 (see FIG. 8B).

Then, the insulating layer 180 and the insulating layer 185 are formed over the source electrode layer 140, the drain electrode layer 150, and the gate electrode layer 170 (see FIG. 8C). The insulating layer 180 and the insulating layer 185 can each be formed using a material and a method which are similar to those of the base insulating film 120. Note that it is particularly preferable to use aluminum oxide for the insulating layer 180.

Oxygen may be added to the insulating layer 180 and/or the insulating layer 185 by an ion implantation method, an ion doping method, a plasma immersion ion implantation method, or the like. Adding oxygen enables the insulating

layer 180 and/or the insulating layer 185 to supply oxygen much easily to the oxide semiconductor layer 130.

After that, second heat treatment may be performed. The second heat treatment can be performed in a condition similar to that of the first heat treatment. By the second heat 5 treatment, excess oxygen is easily released from the base insulating film 120, the insulating layer 180, and the insulating layer 185, so that the number of oxygen vacancies in the oxide semiconductor layer 130 can be reduced.

Through the above steps, the transistor 102 shown in 10 FIGS. 4A to 4C can be manufactured. In addition, as described above, when a single layer is used as the oxide semiconductor layer 130, the transistor 101 shown in FIGS. 1A to 1C can be manufactured.

Next, a method for manufacturing the transistor 103 15 illustrated in FIGS. 5A to 5C is described. For the steps up to the step of forming the source electrode layer 140, the drain electrode layer 150, and the intermediate layers 125, the above-described steps illustrated in FIGS. 7A and 7B can be referred to. Furthermore, the description of heat treatment 20 steps is omitted.

Then, the first oxide semiconductor film 331 and the second oxide semiconductor film 332 are formed over the base insulating film 120, the source electrode layer 140, and the drain electrode layer 150 (see FIG. 9A). For this step, the 25 step illustrated in FIG. 7C can be referred to (except for the third oxide semiconductor film 333).

Next, a fourth resist mask 404 is fixated, and with the resist mask, the second oxide semiconductor film 332 and the first oxide semiconductor film 331 are selectively etched, whereby the second oxide semiconductor layer 132 and the first oxide semiconductor layer 131 are formed (see FIG. **9**B). It is also possible to use a metal layer as a hard mask to form the second oxide semiconductor layer 132 and the first oxide semiconductor layer 131. The metal layer is 35 obtained by forming a metal film over the second oxide semiconductor film 332 and selectively etching the metal film with the use of the fourth resist mask 404.

Then, the third oxide semiconductor film 333 is formed to cover the source electrode layer 140, the drain electrode 40 layer 150, the intermediate layers 125, the second oxide semiconductor layer 132, and the first oxide semiconductor layer 131 (see FIG. 9C). For this step, the above description of the third oxide semiconductor film 333 can be referred to.

Next, the gate insulating film **160** is formed over the third 45 oxide semiconductor film 333. Then, the second conductive film 370 to be the gate electrode layer 170 is formed over the gate insulating film 160 (see FIG. 10A). For this step, the description of the gate insulating film 160 and the second conductive film 370 can be referred to.

After that, a fifth resist mask 405 is formed over the second conductive film 370, and the second conductive film 370 is selectively etched using the resist mask to form the gate electrode layer 170.

using the gate electrode layer 170 as a mask.

Subsequently, the third oxide semiconductor film 333, the second oxide semiconductor layer 132, and the first oxide semiconductor layer 131 are etched using the gate electrode layer 170 or the gate insulating film 160 as a mask; thus, the third oxide semiconductor layer 133 is formed (see FIG. 10B). At this time, the second oxide semiconductor layer 132 and the first oxide semiconductor layer 131 do not need to be etched.

The second conductive film **370**, the gate insulating film 65 160, the third oxide semiconductor film 333, the second oxide semiconductor layer 132, and the first oxide semicon**26** 

ductor layer 131 may be etched individually or successively. Either dry etching or wet etching may be used as the etching method, and an appropriate etching method may be selected individually.

Alternatively, after the formation of the gate electrode layer 170, another resist mask may be formed over the gate insulating film 160 and the gate electrode layer 170, and the gate insulating film 160 and the third oxide semiconductor film 333 may be selectively etched with the resist mask.

Next, the insulating layer 180 and the insulating layer 185 are formed over the source electrode layer 140, the drain electrode layer 150, and the gate electrode layer 170 (see FIG 10C). For this step, the description of the insulating layer 180 and the insulating layer 185 can be referred to.

Through the above steps, the transistor 103 shown in FIGS. **5**A to **5**C can be manufactured.

Although the variety of films such as the metal films, the semiconductor films, and the inorganic insulating films which are described in this embodiment typically can be formed by a sputtering method or a plasma CVD method, such films may be formed by another method, e.g., a thermal CVD method. A metal organic chemical vapor deposition (MOCVD) method or an atomic layer deposition (ALD) method may be employed as an example of a thermal CVD method.

A thermal CVD method has an advantage that no defect due to plasma damage is generated since it does not utilize plasma for forming a film.

Deposition by a thermal CVD method may be performed in such a manner that a source gas and an oxidizer are supplied to the chamber at a time, the pressure in the chamber is set to an atmospheric pressure or a reduced pressure, and reaction is caused in the vicinity of the substrate or over the substrate.

Deposition by an ALD method may be performed in such a manner that the pressure in a chamber is set to an atmospheric pressure or a reduced pressure, source gases for reaction are sequentially introduced into the chamber, and then the sequence of the gas introduction is repeated. For example, two or more kinds of source gases are sequentially supplied to the chamber by switching respective switching valves (also referred to as high-speed valves). For example, a first source gas is introduced, an inert gas (e.g., argon or nitrogen) or the like is introduced at the same time as or after the introduction of the first source gas so that the source gases are not mixed, and then a second source gas is introduced. Note that in the case where the first source gas and the inert gas are introduced at a time, the inert gas serves as a carrier gas, and the inert gas may also be introduced at 50 the same time as the introduction of the second source gas. Alternatively, the first source gas may be exhausted by vacuum evacuation instead of the introduction of the inert gas, and then the second source gas may be introduced. The first source gas is adsorbed on the surface of the substrate to Then, the gate insulating film 160 is selectively etched 55 form a first layer; then the second source gas is introduced to react with the first layer; as a result, a second layer is stacked over the first layer, so that a thin film is formed. The sequence of the gas introduction is repeated plural times until a desired thickness is obtained, whereby a thin film with excellent step coverage can be formed. The thickness of the thin film can be adjusted by the number of repetition times of the sequence of the gas introduction; therefore, an ALD method makes it possible to accurately adjust a thickness and thus is suitable for manufacturing a minute FET.

The variety of films such as the metal film, the semiconductor film, and the inorganic insulating film which have been disclosed in the embodiments can be formed by a

thermal CVD method such as a MOCVD method or an ALD method. For example, in the case where an In—Ga—Zn—O film is formed, trimethylindium, trimethylgallium, and dimethylzinc can be used. Note that the chemical formula of trimethylindium is  $In(CH_3)_3$ . The chemical formula of trimethylgallium is  $Ga(CH_3)_3$ . The chemical formula of dimethylzinc is  $Zn(CH_3)_2$ . Without limitation to the above combination, triethylgallium (chemical formula:  $Ga(C_2H_5)_3$ ) can be used instead of trimethylgallium and diethylzinc (chemical formula:  $Zn(C_2H_5)_2$ ) can be used instead of dimethylzinc.

For example, in the case where a hafnium oxide film is formed with a deposition apparatus employing ALD, two kinds of gases, i.e., ozone  $(O_3)$  as an oxidizer and a source material gas which is obtained by vaporizing liquid containing a solvent and a hafnium precursor compound (a hafnium alkoxide solution, typically tetrakis(dimethylamide)hafnium (TDMAH)) are used. Note that the chemical formula of tetrakis(dimethylamide)hafnium  $Hf[N(CH_3)_2]_4$ . Examples of another material liquid include tetrakis(ethylmethylamide)hafnium.

For example, in the case where an aluminum oxide film is formed using a deposition apparatus employing ALD, two kinds of gases, e.g., H<sub>2</sub>O as an oxidizer and a source gas which is obtained by vaporizing liquid containing a solvent and an aluminum precursor compound (e.g., trimethylalu- 25 minum (TMA)) are used. Note that the chemical formula of trimethylaluminum is  $Al(CH_3)_3$ . Examples of another material liquid include tris(dimethylamide)aluminum, triisobutylaluminum, and aluminum tris(2,2,6,6-tetramethyl-3,5-heptanedionate).

For example, in the case where a silicon oxide film is formed with a deposition apparatus employing ALD, hexachlorodisilane is adsorbed on a surface where a film is to be formed, chlorine contained in the adsorbate is dinitrogen monoxide) are supplied to react with the adsorbate.

For example, in the case where a tungsten film is fainted using a deposition apparatus employing ALD, a WF<sub>6</sub> gas and a B<sub>2</sub>H<sub>6</sub> gas are sequentially introduced plural times to form 40 an initial tungsten film, and then a WF<sub>6</sub> gas and an H<sub>2</sub> gas are introduced at a time, so that a tungsten film is formed. Note that an SiH<sub>4</sub> gas may be used instead of a B<sub>2</sub>H<sub>6</sub> gas.

For example, in the case where an oxide semiconductor film, e.g., an In—Ga—Zn—O film is formed using a depo- 45 sition apparatus employing ALD, an  $In(CH_3)_3$  gas and an  $O_3$ gas are sequentially introduced plural times to form an In—O layer, a  $Ga(CH_3)_3$  gas and an  $O_3$  gas are introduced at a time to form a GaO layer, and then a Zn(CH<sub>3</sub>)<sub>2</sub> gas and an O<sub>3</sub> gas are introduced at a time to form a ZnO layer. Note 50 that the order of these layers is not limited to this example. A mixed compound layer such as an In—Ga—O layer, an In—Zn—O layer, or a Ga—Zn—O layer may be formed by mixing of these gases. Note that although an H<sub>2</sub>O gas which is obtained by bubbling with an inert gas such as Ar may be 55 used instead of an  $O_3$  gas, it is preferable to use an  $O_3$  gas, which does not contain H. Instead of an In(CH<sub>3</sub>)<sub>3</sub> gas, an  $In(C_2H_5)_3$  gas may be used. Instead of a  $Ga(CH_3)_3$  gas, a  $Ga(C_2H_5)_3$  gas may be used. Furthermore, a  $Zn(CH_3)_2$  gas may be used.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

# Embodiment 3

In this embodiment, a transistor having a structure which is different from the structures of the transistors 101 to 103 **28** 

described in Embodiment 1 and Embodiment 2 and a method for manufacturing the transistor will be described.

FIGS. 11A to 11C are a top view and cross-sectional views of the transistor 104 of one embodiment of the present invention. FIG. 11A is the top view, and FIG. 11B illustrates a cross section taken along dashed-dotted line D1-D2 in FIG. 11A. FIG. 11C illustrates a cross section taken along dashed-dotted line D3-D4 in FIG. 11A. FIG. 12 illustrates a cross section taken along dashed-dotted line D5-D6 in FIG. 11A. In FIGS. 11A to 11C and FIG. 12, some components are enlarged, reduced in size, or omitted for easy understanding. In some cases, the direction of the dashed-dotted line D1-D2 is referred to as a channel length direction, and the direction of the dashed-dotted line D3-D4 is referred to as a channel width direction.

In the transistor 104 in FIGS. 11A to 11C and FIG. 12, the cross section in the channel length direction (direction of D1-D2) is similar to that in the transistor 103 in FIGS. 5A to 5C; however, the cross section in the channel width 20 direction (direction of D3-D4) is different from that in the transistor 103.

The process for forming a basic structure of the abovedescribed transistor 103 includes a first lithography step for forming the source electrode layer 140, the drain electrode layer 150, and the intermediate layers 125, a second lithography step for forming the stack of the first oxide semiconductor layer 131 and the second oxide semiconductor layer 132, and a third lithography step for forming the gate electrode layer 170. Similarly, the manufacturing processes of the transistor 101 and the transistor 102 each include three lithography steps.

On the other hand, the oxide semiconductor layer 130 of the transistor 104 in this embodiment is formed using a mask for forming the gate electrode layer 170 or the gate electrode removed, and radicals of an oxidizing gas (e.g., O2 or 35 layer as a mask in accordance with a manufacturing method described later. Thus, a basic structure of the transistor 104 can be formed by two lithography steps: a first lithography step for forming the source electrode layer 140, the drain electrode layer 150, and the intermediate layers 125 and a second lithography step for forming the gate electrode layer 170 and the oxide semiconductor layer 130.

> That is, the transistor 104 can be manufactured in a simplified process. Oxygen can be efficiently supplied to the oxide semiconductor layer 130 owing to formation of the intermediate layers 125 as described in Embodiment 1, and the transistor can be formed at lower cost.

> In the transistor 104 in FIGS. 11A to 11C, the oxide semiconductor layer 130 has a three-layer structure of the first oxide semiconductor layer 131, the second oxide semiconductor layer 132, and the third oxide semiconductor 133; however, the oxide semiconductor layer 130 may have a single-layer structure using a material corresponding to that of the second oxide semiconductor layer 132.

> The transistor 104 may include a conductive film 172 between the oxide semiconductor layer 130 and the substrate 110 as in the transistor in FIGS. 6A and 6B.

Furthermore, in the transistor **104**, top surface shapes of the gate electrode layer 170, the gate insulating film 160, and the oxide semiconductor layer 130 are substantially the same or similar to each other. Thus, the channel width W of the transistor is defined by not the width of the oxide semiconductor layer 130 but the width of the source electrode layer 140 or the width of the drain electrode layer 150 as illustrated in FIG. 12.

Note that the channel length refers to, for example, a distance between a source (a source region or a source electrode) and a drain (a drain region or a drain electrode) in

a region where a semiconductor (or a portion where a current flows in a semiconductor when a transistor is on) and a gate electrode overlap with each other or a region where a channel is formed in a top view of the transistor. In one transistor, channel lengths in all regions are not necessarily the same. In other words, the channel length of one transistor is not limited to one value in some cases. Therefore, in this specification, the channel length is any one of values, the maximum value, the minimum value, or the average value in a region where a channel is formed.

The channel width refers to, for example, the length of a portion where a source and a drain face each other in a region where a semiconductor (or a portion where a current flows in a semiconductor when a transistor is on) and a gate electrode overlap with each other, or a region where a 15 channel is formed. In one transistor, channel widths in all regions do not necessarily have the same value. In other words, a channel width of one transistor is not fixed to one value in some cases. Therefore, in this specification, a channel width is any one of values, the maximum value, the 20 minimum value, or the average value in a region where a channel is formed.

Note that depending on transistor structures, a channel width in a region where a channel is formed actually (hereinafter referred to as an effective channel width) is 25 different from a channel width shown in a top view of a transistor (hereinafter referred to as an apparent channel width) in some cases. For example, in a transistor having a three-dimensional structure, an effective channel width is greater than an apparent channel width shown in a top view 30 of the transistor, and its influence cannot be ignored in some cases. For example, in a miniaturized transistor having a three-dimensional structure, the proportion of a channel region formed in a side surface of a semiconductor is higher than the proportion of a channel region formed in a top 35 surface of a semiconductor in some cases. In that case, an effective channel width obtained when a channel is actually formed is greater than an apparent channel width shown in the top view.

In a transistor having a three-dimensional structure, an 40 effective channel width is difficult to measure in some cases. For example, estimation of an effective channel width from a design value requires an assumption that the shape of a semiconductor is known. Therefore, in the case where the shape of a semiconductor is not known accurately, it is 45 difficult to measure an effective channel width accurately.

Therefore, in this specification, in a top view of a transistor, an apparent channel width that is a length of a portion where a source and a drain face each other in a region where a semiconductor and a gate electrode overlap with each 50 other is referred to as a surrounded channel width (SCW) in some cases. Further, in this specification, in the case where the term "channel width" is simply used, it may denote a surrounded channel width and an apparent channel width. Alternatively, in this specification, in the case where the term "channel width" is simply used, it may denote an effective channel width in some cases. Note that the values of a channel length, a channel width, an effective channel width, an apparent channel width, a surrounded channel width, and the like can be determined by obtaining and analyzing a 60 cross-sectional TEM image and the like.

Note that in the case where field-effect mobility, a current value per channel width, and the like of a transistor are obtained by calculation, a surrounded channel width may be used for the calculation. In that case, a value different from 65 one in the case where an effective channel width is used for the calculation is obtained in some cases.

**30** 

Next, a method for manufacturing the transistor 104 is described. For the steps up to the step of forming the three-layer structure of the first oxide semiconductor film 331, the second oxide semiconductor film 332, and the third oxide semiconductor film 333, the steps illustrated in FIGS. 7A to 7C in Embodiment 2 can be referred to. In the case where the oxide semiconductor layer 130 has a single-layer structure, a single layer of a film corresponding to the second oxide semiconductor film 332 is formed. Note that description of steps similar to those in the manufacturing method of the transistor 103 is omitted.

Next, the gate insulating film 160 and the second conductive film 370 to be the gate electrode layer 170 are formed over the third oxide semiconductor film 333 (see FIG. 13A). For this step, the description of the gate insulating film 160 and the second conductive film 370 can be referred to.

After that, a fifth resist mask 406 is formed over the second conductive film 370, and the second conductive film 370 is selectively etched using the resist mask to form the gate electrode layer 170.

Then, the gate insulating film 160 is selectively etched using the gate electrode layer 170 as a mask.

Subsequently, the third oxide semiconductor film 333, the second oxide semiconductor film 332, and the first oxide semiconductor film 331 are etched using the gate electrode layer 170 or the gate insulating film 160 as a mask to form the third oxide semiconductor layer 133, the second oxide semiconductor layer 132, and the first oxide semiconductor layer 131 (see FIG. 13B).

Next, the insulating layer 180 and the insulating layer 185 are formed over the source electrode layer 140, the drain electrode layer 150, and the gate electrode layer 170 (see FIG. 13C). For this step, the description of the insulating layer 180 and the insulating layer 185 can be referred to.

Through the above steps, the transistor 104 shown in FIGS. 11A to 11C and FIG. 12 can be manufactured.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

## Embodiment 4

In this embodiment, an oxide semiconductor film that can be used for a transistor of one embodiment of the present invention is described.

In this specification, the term "parallel" indicates that the angle formed between two straight lines is greater than or equal to  $-10^{\circ}$  and less than or equal to  $10^{\circ}$ , and accordingly also includes the case where the angle is greater than or equal to  $-5^{\circ}$  and less than or equal to  $5^{\circ}$ . In addition, the term "perpendicular" indicates that an angle formed between two straight lines is greater than or equal to  $80^{\circ}$  and less than or equal to  $100^{\circ}$ , and accordingly also includes the case where the angle is greater than or equal to  $85^{\circ}$  and less than or equal to  $95^{\circ}$ .

In this specification, trigonal and rhombohedral crystal systems are included in a hexagonal crystal system.

An oxide semiconductor film is classified roughly into a single-crystal oxide semiconductor film and a non-single-crystal oxide semiconductor film. The non-single-crystal oxide semiconductor film includes any of a c-axis aligned crystalline oxide semiconductor (CAAC-OS) film, a polycrystalline oxide semiconductor film, a microcrystalline oxide semiconductor film, an amorphous oxide semiconductor film, and the like.

First, a CAAC-OS film is described. Note that a CAAC-OS can be referred to as an oxide semiconductor including c-axis aligned nanocrystals (CANC).

The CAAC-OS film is one of oxide semiconductor films having a plurality of c-axis aligned crystal parts.

In a transmission electron microscope (TEM) image of the CAAC-OS film, a boundary between crystal parts, that is, a grain boundary is not clearly observed. Thus, in the CAAC-OS film, a reduction in electron mobility due to the grain boundary is less likely to occur.

According to the TEM image of the CAAC-OS film observed in a direction substantially parallel to a sample surface (cross-sectional TEM image), metal atoms are arranged in a layered manner in the crystal parts. Each layer of metal atoms has a morphology reflecting a surface over 15 which the CAAC-OS film is formed (hereinafter, a surface over which the CAAC-OS film is formed is referred to as a formation surface) or a top surface of the CAAC-OS film, and is arranged parallel to the formation surface or the top surface of the CAAC-OS film.

On the other hand, according to the TEM image of the CAAC-OS film observed in a direction substantially perpendicular to the sample surface (plan-view TEM image), metal atoms are arranged in a triangular or hexagonal configuration in the crystal parts. However, there is no 25 regularity of arrangement of metal atoms between different crystal parts.

FIG. 14A is a cross-sectional TEM image of a CAAC-OS film. FIG. 14B is a cross-sectional TEM image obtained by enlarging the image of FIG. 14A. In FIG. 14B, atomic 30 arrangement is highlighted for easy understanding.

FIG. 14C is local Fourier transform images of regions each surrounded by a circle (the diameter is about 4 nm) between A and O and between O and A' in FIG. 14A. C-axis alignment can be observed in each region in FIG. 14C. The 35 c-axis direction between A and O is different from that between O and A', which indicates that a grain in the region between A and O is different from that between O and A'. In addition, the angle of the c-axis between A and O continuously and gradually changes, for example, 14.3°, 16.6°, and 26.4°. Similarly, the angle of the c-axis between O and A' continuously changes, for example, -18.3°, -17.6°, and -15.9°.

Note that in an electron diffraction pattern of the CAAC-OS film, spots (bright spots) indicating alignment are shown. 45 For example, when electron diffraction with an electron beam having a diameter of 1 nm or more and 30 nm or less (such electron diffraction is also referred to as nanobeam electron diffraction) is performed on the top surface of the CAAC-OS film, spots are observed (see FIG. **15**A).

From the results of the cross-sectional TEM image and the plan-view TEM image, alignment is found in the crystal parts in the CAAC-OS film.

Most of the crystal parts included in the CAAC-OS film each fit inside a cube whose one side is less than 100 nm. 55 Thus, there is a case where a crystal part included in the CAAC-OS film fits inside a cube whose one side is less than 10 nm, less than 5 nm, or less than 3 nm. Note that when a plurality of crystal parts included in the CAAC-OS film are connected to each other, one large crystal region is formed 60 in some cases. For example, a crystal region with an area of 2500 nm² or more, 5 μm² or more, or 1000 μm² or more is observed in some cases in the plan-view TEM image.

A CAAC-OS film is subjected to structural analysis with an X-ray diffraction (XRD) apparatus. For example, when 65 the CAAC-OS film including an InGaZnO<sub>4</sub> crystal is analyzed by an out-of-plane method, a peak appears frequently

**32** 

when the diffraction angle (2θ) is around 31°. This peak is derived from the (009) plane of the InGaZnO<sub>4</sub> crystal, which indicates that crystals in the CAAC-OS film have c-axis alignment, and that the c-axes are aligned in a direction substantially perpendicular to the formation surface or the top surface of the CAAC-OS film.

On the other hand, when the CAAC-OS film is analyzed by an in-plane method in which an X-ray is incident on a sample in a direction substantially perpendicular to the c-axis, a peak appears frequently when 2θ is around 56°. This peak is derived from the (110) plane of the InGaZnO<sub>4</sub> crystal. Here, analysis (φ scan) is performed under conditions where the sample is rotated around a normal vector of a sample surface as an axis (φ axis) with 2θ fixed at around 56°. In the case where the sample is a single crystal oxide semiconductor film of InGaZnO<sub>4</sub>, six peaks appear. The six peaks are derived from crystal planes equivalent to the (110) plane. On the other hand, in the case of a CAAC-OS film, a peak is not clearly observed even when φ scan is performed with 2θ fixed at around 56°.

According to the above results, in the CAAC-OS film having c-axis alignment, while the directions of a-axes and b-axes are different between crystal parts, the c-axes are aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface. Thus, each metal atom layer arranged in a layered manner observed in the cross-sectional TEM image corresponds to a plane parallel to the a-b plane of the crystal.

Note that the crystal part is formed concurrently with deposition of the CAAC-OS film or is formed through crystallization treatment such as heat treatment. As described above, the c-axis of the crystal is aligned in a direction parallel to a normal vector of a formation surface or a normal vector of a top surface. Thus, for example, in the case where the shape of the CAAC-OS film is changed by etching or the like, the c-axis might not be necessarily parallel to a normal vector of a formation surface or a normal vector of a top surface of the CAAC-OS film.

Distribution of c-axis aligned crystal parts in the CAAC-OS film is not necessarily uniform. For example, in the case where crystal growth leading to the crystal parts of the CAAC-OS film occurs from the vicinity of the top surface of the film, the proportion of the c-axis aligned crystal parts in the vicinity of the top surface is higher than that in the vicinity of the formation surface in some cases. Further, when an impurity is added to the CAAC-OS film, a region to which the impurity is added may be altered and the proportion of the c-axis aligned crystal parts in the CAAC-OS film might vary depending on regions.

Note that when the CAAC-OS film with an InGaZnO<sub>4</sub> crystal is analyzed by an out-of-plane method, a peak may also be observed when 2θ is around 36°, in addition to the peak at 2θ of around 31°. The peak at 2θ of around 36° indicates that a crystal having no c-axis alignment is included in part of the CAAC-OS film. It is preferable that in the CAAC-OS film, a peak appear when 2θ is around 31° and that a peak not appear when 2θ is around 36°.

The CAAC-OS film is an oxide semiconductor film having low impurity concentration. The impurity is an element other than the main components of the oxide semiconductor film, such as hydrogen, carbon, silicon, or a transition metal element. In particular, an element that has higher bonding strength to oxygen than a metal element included in the oxide semiconductor film, such as silicon, disturbs the atomic arrangement of the oxide semiconductor film by depriving the oxide semiconductor film of oxygen and causes a decrease in crystallinity. Further, a heavy metal

such as iron or nickel, argon, carbon dioxide, or the like has a large atomic radius (molecular radius), and thus disturbs the atomic arrangement of the oxide semiconductor film and causes a decrease in crystallinity when it is contained in the oxide semiconductor film. Note that the impurity contained 5 in the oxide semiconductor film might serve as a carrier trap or a carrier generation source.

The CAAC-OS film is an oxide semiconductor film having a low density of defect states. In some cases, oxygen vacancies in the oxide semiconductor film serve as carrier 10 traps or serve as carrier generation sources when hydrogen is captured therein.

The state in which impurity concentration is low and density of defect states is low (the number of oxygen vacancies is small) is referred to as a "highly purified 15 intrinsic" or "substantially highly purified intrinsic" state. A highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has few carrier generation sources, and thus can have a low carrier density. Therefore, a transistor including the oxide semiconductor 20 film rarely has negative threshold voltage (is rarely normally on). The highly purified intrinsic or substantially highly purified intrinsic oxide semiconductor film has a low density of defect states, and thus has few carrier traps. Accordingly, the transistor including the oxide semiconductor film has 25 little variation in electrical characteristics and high reliability. Electric charge trapped by the carrier traps in the oxide semiconductor film takes a long time to be released and might behave like fixed electric charge. Thus, the transistor including the oxide semiconductor film having high impu- 30 rity concentration and a high density of defect states has unstable electrical characteristics in some cases.

With the use of the CAAC-OS film in a transistor, variation in the electrical characteristics of the transistor due

Next, a microcrystalline oxide semiconductor film will be described.

In an image obtained with the TEM, crystal parts cannot be found clearly in the microcrystalline oxide semiconductor film in some cases. In most cases, the size of a crystal part 40 included in the microcrystalline oxide semiconductor film is greater than or equal to 1 nm and less than or equal to 100 nm, or greater than or equal to 1 nm and less than or equal to 10 nm. A microcrystal with a size greater than or equal to 1 nm and less than or equal to 10 nm, or a size greater than 45 or equal to 1 nm and less than or equal to 3 nm, is specifically referred to as nanocrystal (nc). An oxide semiconductor film including nanocrystal is referred to as an nc-OS (nanocrystalline oxide semiconductor) film. In an image of the nc-OS film which is obtained with the TEM, for 50 example, a grain boundary is not clearly detected in some cases.

In the nc-OS film, a microscopic region (for example, a region with a size greater than or equal to 1 nm and less than or equal to 10 nm, in particular, a region with a size greater 55 than or equal to 1 nm and less than or equal to 3 nm) has a periodic atomic arrangement. There is no regularity of crystal orientation between different crystal parts in the nc-OS film. Thus, the orientation of the whole film is not observed. Accordingly, in some cases, the nc-OS film cannot 60 be distinguished from an amorphous oxide semiconductor film depending on an analysis method. For example, when the nc-OS film is subjected to structural analysis by an out-of-plane method with an XRD apparatus using an X-ray having a diameter larger than the diameter of a crystal part, 65 a peak indicating a crystal plane does not appear. Further, a halo pattern is shown in a selected-area electron diffraction

**34** 

pattern of the nc-OS film obtained by using an electron beam having a probe diameter (e.g., 50 nm or larger) larger than the diameter of a crystal part. Meanwhile, spots are shown in a nanobeam electron diffraction pattern of the nc-OS film obtained by using an electron beam having a probe diameter close to or smaller than the size of a crystal part. Furthermore, in a nanobeam electron diffraction pattern of the nc-OS film, regions with high luminance in a circular (ring) pattern are shown in some cases. Moreover, in a nanobeam electron diffraction pattern of the nc-OS film, a plurality of spots are shown in a ring-like region in some cases (see FIG. 15B).

The nc-OS film is an oxide semiconductor film that has high regularity as compared with an amorphous oxide semiconductor film. Therefore, the nc-OS film has a lower density of defect states than an amorphous oxide semiconductor film. Note that there is no regularity of crystal orientation between different crystal parts in the nc-OS film. Therefore, the nc-OS film has a higher density of defect states than the CAAC-OS film.

Note that an oxide semiconductor film may be a stacked film including two or more films of an amorphous oxide semiconductor film, a microcrystalline oxide semiconductor film, and a CAAC-OS film, for example.

In the case where an oxide semiconductor film has a plurality of structures, the structures can be analyzed using nanobeam electron diffraction in some cases.

FIG. 15C illustrates a transmission electron diffraction measurement apparatus which includes an electron gun chamber 10, an optical system 12 below the electron gun chamber 10, a sample chamber 14 below the optical system 12, an optical system 16 below the sample chamber 14, an observation chamber 20 below the optical system 16, a to irradiation with visible light or ultraviolet light is small. 35 camera 18 installed in the observation chamber 20, and a film chamber 22 below the observation chamber 20. The camera 18 is provided to face toward the inside of the observation chamber 20. Note that the film chamber 22 is not necessarily provided.

> FIG. 15D illustrates an internal structure of the transmission electron diffraction measurement apparatus illustrated in FIG. 15C. In the transmission electron diffraction measurement apparatus, a substance 28 which is positioned in the sample chamber 14 is irradiated with electrons emitted from an electron gun installed in the electron gun chamber 10 through the optical system 12. Electrons passing through the substance 28 are incident on a fluorescent plate 32 provided in the observation chamber 20 through the optical system 16. On the fluorescent plate 32, a pattern corresponding to the intensity of the incident electrons appears, which allows measurement of a transmission electron diffraction pattern.

> The camera 18 is installed so as to face the fluorescent plate 32 and can take an image of a pattern appearing on the fluorescent plate 32. An angle formed by a straight line which passes through the center of a lens of the camera 18 and the center of the fluorescent plate 32 and an upper surface of the fluorescent plate 32 is, for example, 15° or more and 80° or less, 30° or more and 75° or less, or 45° or more and 70° or less. As the angle is reduced, distortion of the transmission electron diffraction pattern taken by the camera 18 becomes larger. Note that if the angle is obtained in advance, the distortion of an obtained transmission electron diffraction pattern can be corrected. Note that the film chamber 22 may be provided with the camera 18. For example, the camera 18 may be set in the film chamber 22 so as to be opposite to the incident direction of electrons 24.

In this case, a transmission electron diffraction pattern with less distortion can be taken from the rear surface of the fluorescent plate 32.

A holder for fixing the substance **28** that is a sample is provided in the sample chamber **14**. The holder transmits 5 electrons passing through the substance **28**. The holder may have, for example, a function of moving the substance **28** in the direction of the X, Y, and Z axes. The movement function of the holder may have an accuracy of moving the substance in the range of, for example, 1 nm to 10 nm, 5 nm to 50 nm, 10 10 nm to 100 nm, 50 nm to 500 nm, and 100 nm to 1  $\mu$ m. The range is preferably determined to be an optimal range for the structure of the substance **28**.

Then, a method for measuring a transmission electron diffraction pattern of a substance by the transmission electron tron diffraction measurement apparatus described above will be described.

For example, changes in the structure of a substance can be observed by changing (scanning) the irradiation position of the electrons **24** that are a nanobeam on the substance, as 20 illustrated in FIG. **15**D. At this time, when the substance **28** is a CAAC-OS film, a diffraction pattern shown in FIG. **15**A is observed. When the substance **28** is an nc-OS film, a diffraction pattern shown in FIG. **15**B is observed.

Even when the substance **28** is a CAAC-OS film, a 25 diffraction pattern similar to that of an nc-OS film or the like is partly observed in some cases. Therefore, whether a CAAC-OS film is favorable can be determined by the proportion of a region where a diffraction pattern of a CAAC-OS film is observed in a predetermined area (also 30 referred to as proportion of CAAC). In the case of a high-quality CAAC-OS film, for example, the proportion of CAAC is higher than or equal to 50%, preferably higher than or equal to 90%, still further preferably higher than or equal to 95%. 35 Note that the proportion of a region where a diffraction pattern different from that of a CAAC-OS film is observed is referred to as the proportion of non-CAAC.

For example, transmission electron diffraction patterns were obtained by scanning a top surface of a sample 40 including a CAAC-OS film obtained just after deposition (represented as "as-sputtered") and a top surface of a sample including a CAAC-OS film subjected to heat treatment at 450° C. in an atmosphere containing oxygen. Here, the proportion of CAAC was obtained in such a manner that 45 diffraction patterns were observed by scanning for 60 seconds at a rate of 5 nm/second and the obtained diffraction patterns were converted into still images every 0.5 seconds. Note that as an electron beam, a nanobeam with a probe diameter of 1 nm was used. The above measurement was 50 performed on six samples. The proportion of CAAC was calculated using the average value of the six samples.

FIG. 16A shows the proportion of CAAC in each sample. The proportion of CAAC of the CAAC-OS film obtained just after the deposition was 75.7% (the proportion of 55 non-CAAC was 24.3%). The proportion of CAAC of the CAAC-OS film subjected to the heat treatment at 450° C. was 85.3% (the proportion of non-CAAC was 14.7%). These results show that the proportion of CAAC obtained after the heat treatment at 450° C. is higher than that 60 obtained just after the deposition. That is, heat treatment at a high temperature (e.g., higher than or equal to 400° C.) reduces the proportion of non-CAAC (increases the proportion of CAAC). Furthermore, the above results also indicate that even when the temperature of the heat treatment is lower 65 than 500° C., the CAAC-OS film can have a high proportion of CAAC.

**36** 

Here, most of diffraction patterns different from that of a CAAC-OS film are diffraction patterns similar to that of an nc-OS film. Furthermore, an amorphous oxide semiconductor film was not able to be observed in the measurement region. Therefore, the above results suggest that the region having a structure similar to that of an nc-OS film is rearranged by the heat treatment owing to the influence of the structure of the adjacent region, whereby the region becomes CAAC.

FIGS. 16B and 16C are plan-view TEM images of the CAAC-OS film obtained just after the deposition and the CAAC-OS film subjected to the heat treatment at 450° C., respectively. Comparison between FIGS. 16B and 16C shows that the CAAC-OS film subjected to the heat treatment at 450° C. has more uniform film quality. That is, the heat treatment at a high temperature improves the film quality of the CAAC-OS film.

With such a measurement method, the structure of an oxide semiconductor film having a plurality of structures can be analyzed in some cases.

A CAAC-OS film can be deposited by a sputtering method using a polycrystalline oxide semiconductor sputtering target, for example.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

#### Embodiment 5

In this embodiment, an example of a circuit including the transistor of one embodiment of the present invention is described with reference to drawings.

[Cross-Sectional Structure]

FIG. 17A is a cross-sectional view of a semiconductor device of one embodiment of the present invention. The semiconductor device illustrated in FIG. 17A includes a transistor 2200 containing a first semiconductor material in a lower portion and a transistor 2100 containing a second semiconductor material in an upper portion. As the transistor 2100, any of the transistors described in Embodiments 1 to 3 can be used, and in FIG. 17A, an example in which the transistor 103 is used as the transistor 2100 is shown. A cross-sectional view of the transistors in a channel length direction is on the left side of a dashed-dotted line, and a cross-sectional view of the transistors in a channel width direction is on the right side of the dashed-dotted line.

The semiconductor device in the cross-sectional view has a structure in which the transistor **2100** is provided with a back gate; however, a structure without a back gate may be employed.

FIG. 17A illustrates a structure in which an intermediate layer 2210 has conductivity. In the case where the intermediate layer 2210 has an insulating property, as in FIG. 18, the transistor 2200 is connected to the transistor 2100 with a wiring 2205 and a wiring 2209.

Here, the first semiconductor material and the second semiconductor material are preferably materials having different band gaps. For example, the first semiconductor material can be a semiconductor material other than an oxide semiconductor (examples of such a semiconductor material include silicon (including strained silicon), germanium, silicon germanium, silicon carbide, gallium arsenide, aluminum gallium arsenide, indium phosphide, gallium nitride, and an organic semiconductor), and the second semiconductor material can be an oxide semiconductor. A transistor using a material other than an oxide semiconductor, such as single

crystal silicon, can operate at high speed easily. In contrast, a transistor using an oxide semiconductor has low off-state current.

The transistor 2200 may be either an n-channel transistor or a p-channel transistor, and an appropriate transistor may 5 be used in accordance with a circuit. Furthermore, the specific structure of the semiconductor device, such as the material or the structure used for the semiconductor device, is not necessarily limited to those described here except for the use of the transistor of one embodiment of the present 10 invention which uses an oxide semiconductor.

FIG. 17A illustrates a structure in which the transistor 2100 is provided over the transistor 2200 with an insulating layer 2201 and an insulating layer 2207 provided therebetween. A plurality of wirings 2202 are provided between the 15 transistor 2200 and the transistor 2100. Furthermore, wirings and electrodes provided over and under the insulating layers are electrically connected to each other through a plurality of plugs 2203 embedded in the insulating layers. An insulating layer 2204 covering the transistor 2100, a wiring 2205 over 20 the insulating layer 2204, and a wiring 2206 formed by processing a conductive film that is also used for a pair of electrodes of the transistor 2100 are provided.

The stack of the two kinds of transistors reduces the area occupied by the circuit, allowing a plurality of circuits to be 25 highly integrated.

Here, in the case where a silicon-based semiconductor material is used for the transistor 2200 provided in a lower portion, hydrogen in an insulating layer provided in the vicinity of the semiconductor layer of the transistor **2200** 30 terminates dangling bonds of silicon in the semiconductor layer of the transistor 2200; accordingly, the reliability of the transistor 2200 can be improved. Meanwhile, in the case where an oxide semiconductor is used for the transistor 2100 provided in an upper portion, hydrogen in an insulating layer 35 provided in the vicinity of the semiconductor layer of the transistor 2100 becomes a factor of generating carriers in the oxide semiconductor; thus, the reliability of the transistor 2100 might be decreased. Therefore, in the case where the transistor 2100 using an oxide semiconductor is provided 40 over the transistor 2200 using a silicon-based semiconductor material, it is particularly effective that the insulating layer **2207** having a function of preventing diffusion of hydrogen is provided between the transistors 2100 and 2200. The insulating layer 2207 makes hydrogen remain in the lower 45 portion, thereby improving the reliability of the transistor **2200**. In addition, since the insulating layer **2207** suppresses diffusion of hydrogen from the lower portion to the upper portion, the reliability of the transistor 2100 also can be improved.

The insulating layer 2207 can be, for example, formed using aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxide, yttrium oxynitride, hafnium oxide, hafnium oxynitride, or yttria-stabilized zirconia (YSZ).

Furthermore, a blocking film 2208 (corresponding to the insulating layer 180 in the transistors 101 to 103) having a function of preventing diffusion of hydrogen is preferably formed over the transistor 2100 to cover the transistor 2100 including an oxide semiconductor layer. For the blocking 60 film 2208, a material that is similar to that of the insulating layer 2207 can be used, and in particular, an aluminum oxide film is preferably used. The aluminum oxide film has a high shielding (blocking) effect of preventing penetration of both oxygen and impurities such as hydrogen and moisture. Thus, 65 by using the aluminum oxide film as the blocking film 2208 covering the transistor 2100, release of oxygen from the

38

oxide semiconductor layer included in the transistor 2100 can be prevented and entry of water and hydrogen into the oxide semiconductor layer can be prevented.

Note that the transistor 2200 can be a transistor of various types without being limited to a planar type transistor. For example, the transistor 2200 can be a fin-type transistor, a tri-gate transistor, or the like. An example of a crosssectional view in this case is shown in FIG. 17D. An insulating layer 2212 is provided over a semiconductor substrate 2211. The semiconductor substrate 2211 includes a projecting portion with a thin tip (also referred to a fin). Note that an insulating layer may be provided over the projecting portion. The insulating layer functions as a mask for preventing the semiconductor substrate 2211 from being etched when the projecting portion is formed. The projecting portion does not necessarily have the thin tip; a projecting portion with a cuboid-like projecting portion and a projecting portion with a thick tip are permitted, for example. A gate insulating film 2214 is provided over the projecting portion of the semiconductor substrate 2211, and a gate electrode 2213 is provided over the gate insulating film 2214. Source and drain regions 2215 are foamed in the semiconductor substrate 2211. Note that here is shown an example in which the semiconductor substrate 2211 includes the projecting portion; however, a semiconductor device of one embodiment of the present invention is not limited thereto. For example, a semiconductor region having a projecting portion may be formed by processing an SOI substrate.

#### [Circuit Configuration Example]

In the above structure, electrodes of the transistor 2100 and the transistor 2200 can be connected in a variety of ways; thus, a variety of circuits can be formed. Examples of circuit configurations which can be achieved by using a semiconductor device of one embodiment of the present invention are shown below.

# [CMOS Circuit]

A circuit diagram in FIG. 17B shows a configuration of a so-called CMOS circuit in which the p-channel transistor 2200 and the n-channel transistor 2100 are connected to each other in series and in which gates of them are connected to each other.

## [Analog Switch]

A circuit diagram in FIG. 17C shows a configuration in which sources of the transistors 2100 and 2200 are connected to each other and drains of the transistors 2100 and 2200 are connected to each other. With such a configuration, the transistors can function as a so-called analog switch. [Memory Device Example]

An example of a semiconductor device (memory device) which includes the transistor of one embodiment of the present invention, which can retain stored data even when not powered, and which has an unlimited number of write cycles is shown in FIGS. **19**A to **19**C.

The semiconductor device illustrated in FIG. 19A includes a transistor 3200 using a first semiconductor material, a transistor 3300 using a second semiconductor material, and a capacitor 3400. Note that any of the transistors described in Embodiments 1 to 3 can be used as the transistor 3300.

FIG. 19B is a cross-sectional view of the semiconductor device illustrated in FIG. 19A. The semiconductor device in the cross-sectional view has a structure in which the transistor 3300 is provided with a back gate; however, a structure without a back gate may be employed.

FIG. 19A illustrates a structure in which an intermediate layer 2210 has conductivity. In the case where the interme-

diate layer 2210 has an insulating property, as in FIG. 20, the transistor 2200 is connected to the transistor 2100 with a wiring 3305.

The transistor **3300** is a transistor in which a channel is formed in a semiconductor layer including an oxide semiconductor. Since the off-state current of the transistor **3300** is low, stored data can be retained for a long period. In other words, power consumption can be sufficiently reduced because a semiconductor device in which refresh operation is unnecessary or the frequency of refresh operation is 10 extremely low can be provided.

In FIG. 19A, a first wiring 3001 is electrically connected to a source electrode of the transistor 3200. A second wiring 3002 is electrically connected to a drain electrode of the transistor 3200. A third wiring 3003 is electrically connected 15 to one of a source electrode and a drain electrode of the transistor 3300. A fourth wiring 3004 is electrically connected to a gate electrode of the transistor 3300. A gate electrode of the transistor 3200 is electrically connected to the other of the source electrode and the drain electrode of 20 the transistor 3300 and one electrode of the capacitor 3400. A fifth wiring 3005 is electrically connected to the other electrode of the capacitor 3400.

The semiconductor device in FIG. 19A has a feature that the potential of the gate electrode of the transistor 3200 can 25 be retained, and thus enables writing, retaining, and reading of data as follows.

Writing and retaining of data are described. First, the potential of the fourth wiring 3004 is set to a potential at which the transistor 3300 is turned on, so that the transistor 3300 is turned on. Accordingly, the potential of the third wiring 3003 is supplied to the gate electrode of the transistor 3200 and the capacitor 3400. That is, a predetermined charge is supplied to the gate electrode of the transistor 3200 (writing). Here, one of two kinds of charges providing 35 different potential levels (hereinafter referred to as a low-level charge and a high-level charge) is supplied. After that, the potential of the fourth wiring 3004 is set to a potential at which the transistor 3300 is turned off, so that the transistor 3300 is turned off. Thus, the charge supplied to the gate 40 electrode of the transistor 3200 is held (retaining).

Since the off-state current of the transistor 3300 is extremely low, the charge of the gate electrode of the transistor 3200 is retained for a long time.

Next, reading of data is described. An appropriate poten- 45 tial (a reading potential) is supplied to the fifth wiring 3005 while a predetermined potential (a constant potential) is supplied to the first wiring 3001, whereby the potential of the second wiring 3002 varies depending on the amount of charge retained in the gate electrode of the transistor 3200. 50 This is because in the case of using an n-channel transistor as the transistor 3200, an apparent threshold voltage  $V_{th}$  at the time when the high-level charge is given to the gate electrode of the transistor 3200 is lower than an apparent threshold voltage  $V_{th\ L}$  at the time when the low-level 55 charge is given to the gate electrode of the transistor 3200. Here, an apparent threshold voltage refers to the potential of the fifth wiring 3005 which is needed to turn on the transistor 3200. Thus, the potential of the fifth wiring 3005 is set to a potential  $V_0$  which is between  $V_{th\ H}$  and  $V_{th\ L}$ , whereby 60 charge supplied to the gate electrode of the transistor 3200 can be determined. For example, in the case where the high-level charge is supplied to the gate electrode of the transistor 3200 in writing and the potential of the fifth wiring 3005 is  $V_0$  (> $V_{th}$  H), the transistor 3200 is turned on. In the case where the low-level charge is supplied to the gate electrode of the transistor 3200 in writing, even when the

40

potential of the fifth wiring 3005 is  $V_0$  ( $\langle V_{th\_L} \rangle$ ), the transistor 3200 remains off. Thus, the data retained in the gate electrode of the transistor 3200 can be read by determining the potential of the second wiring 3002.

Note that in the case where memory cells are arrayed to be used, it is necessary that only data of a desired memory cell be able to be read. In the case where such reading is not performed, the fifth wiring 3005 may be supplied with a potential at which the transistor 3200 is turned off regardless of the state of the gate electrode, that is, a potential lower than  $V_{th\_H}$ . Alternatively, the fifth wiring 3005 may be supplied with a potential at which the transistor 3200 is turned on regardless of the state of the gate electrode, that is, a potential higher than  $V_{th\_L}$ .

The semiconductor device illustrated in FIG. 19C is different from the semiconductor device illustrated in FIG. 19A in that the transistor 3200 is not provided. Also in this case, writing and retaining operation of data can be performed in a manner similar to the semiconductor device illustrated in FIG. 19A.

Next, reading of data is described. When the transistor 3300 is turned on, the third wiring 3003 which is in a floating state and the capacitor 3400 are electrically connected to each other, and the charge is redistributed between the third wiring 3003 and the capacitor 3400. As a result, the potential of the third wiring 3003 is changed. The amount of change in potential of the third wiring 3003 varies depending on the potential of the first terminal of the capacitor 3400 (or the charge accumulated in the capacitor 3400).

For example, the potential of the third wiring 3003 after the charge redistribution is  $(C_B \times V_{B0} + C \times V)/(C_B + C)$ , where V is the potential of the first terminal of the capacitor 3400, C is the capacitance of the capacitor 3400, C<sub>B</sub> is the capacitance component of the third wiring 3003, and V<sub>B0</sub> is the potential of the third wiring 3003 before the charge redistribution. Thus, it can be found that, assuming that the memory cell is in either of two states in which the potential of the first terminal of the capacitor 3400 is V<sub>1</sub> and V<sub>0</sub>  $(V_1>V_0)$ , the potential of the third wiring 3003 in the case of retaining the potential of the third wiring 3003 in the case of retaining the potential of the third wiring 3003 in the case of retaining the potential  $V_0 (=(C_B \times V_{B0} + C \times V_0)/(C_B + C))$ .

Then, by comparing the potential of the third wiring 3003 with a predetermined potential, data can be read.

In this case, a transistor including the first semiconductor material may be used for a driver circuit for driving a memory cell, and a transistor including the second semiconductor material may be stacked over the driver circuit as the transistor 3300.

When including a transistor in which a channel formation region is formed using an oxide semiconductor and which has an extremely low off-state current, the semiconductor device described in this embodiment can retain stored data for an extremely long time. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. Moreover, stored data can be retained for a long time even when power is not supplied (note that a potential is preferably fixed).

Further, in the semiconductor device described in this embodiment, high voltage is not needed for writing data and there is no problem of deterioration of elements. Unlike in a conventional nonvolatile memory, for example, it is not necessary to inject and extract electrons into and from a floating gate; thus, a problem such as deterioration of a gate insulating film is not caused. That is, the semiconductor device of the disclosed invention does not have a limit on the

number of times data can be rewritten, which is a problem of a conventional nonvolatile memory, and the reliability thereof is drastically improved. Furthermore, data is written depending on the state of the transistor (on or off), whereby high-speed operation can be easily achieved.

Note that in this specification and the like, it might be possible for those skilled in the art to constitute one embodiment of the invention even when portions to which all the terminals of an active element (e.g., a transistor or a diode), a passive element (e.g., a capacitor or a resistor), or the like are connected are not specified. In other words, one embodiment of the invention can be clear even when connection portions are not specified. Further, in the case where a connection portion is disclosed in this specification and the like, it can be determined that one embodiment of the invention in which a connection portion is not specified is disclosed in this specification and the like, in some cases. In particular, in the case where there are several possible portions to which a terminal can be connected, it is not 20 necessary to specify all the portions to which the terminal is connected. Therefore, it might be possible to constitute one embodiment of the invention by specifying only portions to which some of terminals of an active element (e.g., a transistor or a diode), a passive element (e.g., a capacitor or 25 a resistor), or the like are connected.

Note that in this specification and the like, it might be possible for those skilled in the art to specify the invention when at least the connection portion of a circuit is specified. Alternatively, it might be possible for those skilled in the art 30 to specify the invention when at least a function of a circuit is specified. In other words, when a function of a circuit is specified, one embodiment of the present invention can be clear. Further, it can be determined that one embodiment of the present invention whose function is specified is disclosed 35 in this specification and the like. Therefore, when a connection portion of a circuit is specified, the circuit is disclosed as one embodiment of the invention even when a function is not specified, and one embodiment of the invention can be constituted. Alternatively, when a function of a circuit is 40 specified, the circuit is disclosed as one embodiment of the invention even when a connection portion is not specified, and one embodiment of the invention can be constituted.

Note that in this specification and the like, part of a diagram or a text described in one embodiment can be taken 45 out to constitute one embodiment of the invention. Thus, in the case where a diagram or a text related to a certain part is described, a content taken out from the diagram or the text of the certain part is also disclosed as one embodiment of the invention and can constitute one embodiment of the invention. Therefore, for example, part of a diagram or a text including one or more of active elements (e.g., transistors or diodes), wirings, passive elements (e.g., capacitors or resistors), conductive layers, insulating layers, semiconductor layers, organic materials, inorganic materials, components, 55 devices, operating methods, manufacturing methods, or the like can be taken out to constitute one embodiment of the invention. For example, M circuit elements (e.g., transistors or capacitors) (M is an integer) are picked up from a circuit diagram in which N circuit elements (e.g., transistors or 60 capacitors) (N is an integer, where M<N) are provided, whereby one embodiment of the invention can be constituted. As another example, M layers (M is an integer) are picked up from a cross-sectional view in which N layers (N is an integer, where M<N) are provided, whereby one 65 embodiment of the invention can be constituted. As another example, M elements (M is an integer) are picked up from

**42** 

a flow chart in which N elements (N is an integer, where M<N) are provided, whereby one embodiment of the invention can be constituted.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

#### Embodiment 6

In this embodiment, an RF tag that includes the transistor described in the above embodiments or the memory device described in the above embodiment is described with reference to FIG. 21.

The RF tag of this embodiment includes a memory circuit, stores necessary data in the memory circuit, and transmits and receives data to/from the outside by using contactless means, for example, wireless communication. With these features, the RF tag can be used for an individual authentication system in which an object or the like is recognized by reading the individual information, for example. Note that the RF tag is required to have extremely high reliability in order to be used for this purpose.

A configuration of the RF tag will be described with reference to FIG. 21. FIG. 21 is a block diagram illustrating a configuration example of an RF tag.

As shown in FIG. 21, an RF tag 800 includes an antenna 804 which receives a radio signal 803 that is transmitted from an antenna **802** connected to a communication device 801 (also referred to as an interrogator, a reader/writer, or the like). The RF tag 800 includes a rectifier circuit 805, a constant voltage circuit 806, a demodulation circuit 807, a modulation circuit 808, a logic circuit 809, a memory circuit 810, and a ROM 811. A transistor having a rectifying function included in the demodulation circuit 807 may be formed using a material which enables a reverse current to be low enough, for example, an oxide semiconductor. This can suppress the phenomenon of a rectifying function becoming weaker due to generation of a reverse current and prevent saturation of the output from the demodulation circuit. In other words, the input to the demodulation circuit and the output from the demodulation circuit can have a relation closer to a linear relation. Note that data transmission methods are roughly classified into the following three methods: an electromagnetic coupling method in which a pair of coils is provided so as to face each other and communicates with each other by mutual induction, an electromagnetic induction method in which communication is performed using an induction field, and a radio wave method in which communication is performed using a radio wave. Any of these methods can be used in the RF tag 800 described in this embodiment.

Next, the structure of each circuit will be described. The antenna 804 exchanges the radio signal 803 with the antenna 802 which is connected to the communication device 801. The rectifier circuit 805 generates an input potential by rectification, for example, half-wave voltage doubler rectification of an input alternating signal generated by reception of a radio signal at the antenna 804 and smoothing of the rectified signal with a capacitor provided in a later stage in the rectifier circuit 805. Note that a limiter circuit may be provided on an input side or an output side of the rectifier circuit 805. The limiter circuit controls electric power so that electric power which is higher than or equal to certain electric power is not input to a circuit in a later stage if the amplitude of the input alternating signal is high and an internal generation voltage is high.

The constant voltage circuit **806** generates a stable power supply voltage from an input potential and supplies it to each

circuit. Note that the constant voltage circuit **806** may include a reset signal generation circuit. The reset signal generation circuit is a circuit which generates a reset signal of the logic circuit **809** by utilizing rise of the stable power supply voltage.

The demodulation circuit **807** demodulates the input alternating signal by envelope detection and generates the demodulated signal. Further, the modulation circuit **808** performs modulation in accordance with data to be output from the antenna **804**.

The logic circuit **809** analyzes and processes the demodulated signal. The memory circuit **810** holds the input data and includes a row decoder, a column decoder, a memory region, and the like. Further, the ROM **811** stores an identification number (ID) or the like and outputs it in accor- 15 dance with processing.

Note that the decision whether each circuit described above is provided or not can be made as appropriate as needed.

Here, the memory circuit described in the above embodiment can be used as the memory circuit **810**. Since the
memory circuit of one embodiment of the present invention
can retain data even when not powered, the memory circuit
can be favorably used for an RF tag. Furthermore, the
memory circuit of one embodiment of the present invention
25
needs power (voltage) needed for data writing significantly
lower than that needed in a conventional nonvolatile
memory; thus, it is possible to prevent a difference between
the maximum communication range in data reading and that
in data writing. In addition, it is possible to suppress
malfunction or incorrect writing which is caused by power
shortage in data writing.

Since the memory circuit of one embodiment of the present invention can be used as a nonvolatile memory, it can also be used as the ROM **811**. In this case, it is preferable 35 that a manufacturer separately prepare a command for writing data to the ROM **811** so that a user cannot rewrite data freely. Since the manufacturer gives identification numbers before shipment and then starts shipment of products, instead of putting identification numbers to all the manufactured RF tags, it is possible to put identification numbers to only good products to be shipped. Thus, the identification numbers of the shipped products are in series and customer management corresponding to the shipped products is easily performed.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

## Embodiment 7

In this embodiment, a CPU that includes the memory device described in the above embodiment is described.

FIG. 22 is a block diagram illustrating a configuration example of a CPU at least partly including any of the transistors described in the above embodiments as a com- 55 ponent.

The CPU illustrated in FIG. 22 includes, over a substrate 1190, an arithmetic logic unit (ALU) 1191, an ALU controller 1192, an instruction decoder 1193, an interrupt controller 1194, a timing controller 1195, a register 1196, a 60 register controller 1197, a bus interface 1198, a rewritable ROM 1199, and a ROM interface 1189. A semiconductor substrate, an SOI substrate, a glass substrate, or the like is used as the substrate 1190. The ROM 1199 and the ROM interface 1189 may be provided over a separate chip. Needless to say, the CPU in FIG. 22 is just an example in which the configuration is simplified, and an actual CPU may have

44

a variety of configurations depending on the application. For example, the CPU may have the following configuration: a structure including the CPU illustrated in FIG. 22 or an arithmetic circuit is considered as one core; a plurality of the cores are included; and the cores operate in parallel. The number of bits that the CPU can process in an internal arithmetic circuit or in a data bus can be 8, 16, 32, or 64, for example.

An instruction that is input to the CPU through the bus interface 1198 is input to the instruction decoder 1193 and decoded therein, and then, input to the ALU controller 1192, the interrupt controller 1194, the register controller 1197, and the timing controller 1195.

The ALU controller 1192, the interrupt controller 1194, the register controller 1197, and the timing controller 1195 conduct various controls in accordance with the decoded instruction. Specifically, the ALU controller 1192 generates signals for controlling the operation of the ALU 1191. While the CPU is executing a program, the interrupt controller 1194 judges an interrupt request from an external input/output device or a peripheral circuit on the basis of its priority or a mask state, and processes the request. The register controller 1197 generates an address of the register 1196, and reads/writes data from/to the register 1196 in accordance with the state of the CPU.

The timing controller 1195 generates signals for controlling operation timings of the ALU 1191, the ALU controller 1192, the instruction decoder 1193, the interrupt controller 1194, and the register controller 1197. For example, the timing controller 1195 includes an internal clock generator for generating an internal clock signal CLK2 based on a reference clock signal CLK1, and supplies the internal clock signal CLK2 to the above circuits.

In the CPU illustrated in FIG. 22, a memory cell is provided in the register 1196. For the memory cell of the register 1196, any of the transistors described in Embodiments 1 to 3 can be used.

In the CPU illustrated in FIG. 22, the register controller 1197 selects operation of retaining data in the register 1196 in accordance with an instruction from the ALU 1191. That is, the register controller 1197 selects whether data is retained by a flip-flop or by a capacitor in the memory cell included in the register 1196. When data retaining by the flip-flop is selected, a power supply voltage is supplied to the memory cell in the register 1196. When data retaining by the capacitor is selected, the data is rewritten in the capacitor, and supply of power supply voltage to the memory cell in the register 1196 can be stopped.

FIG. 23 is an example of a circuit diagram of a memory element that can be used as the register 1196. A memory element 1200 includes a circuit 1201 in which stored data is volatile when power supply is stopped, a circuit 1202 in which stored data is nonvolatile even when power supply is stopped, a switch 1203, a switch 1204, a logic element 1206, a capacitor 1207, and a circuit 1220 having a selecting function. The circuit 1202 includes a capacitor 1208, a transistor 1209, and a transistor 1210. Note that the memory element 1200 may further include another element such as a diode, a resistor, or an inductor, as needed.

Here, the memory device described in the above embodiment can be used as the circuit 1202. When supply of a power supply voltage to the memory element 1200 is stopped, a ground potential (0 V) or a potential at which the transistor 1209 in the circuit 1202 is turned off continues to be input to a gate of the transistor 1209. For example, a first gate of the transistor 1209 is grounded through a load such as a resistor.

Shown here is an example in which the switch **1203** is a transistor 1213 having one conductivity type (e.g., an n-channel transistor) and the switch 1204 is a transistor 1214 having a conductivity type opposite to the one conductivity type (e.g., a p-channel transistor). A first terminal of the 5 switch 1203 corresponds to one of a source and a drain of the transistor 1213, a second terminal of the switch 1203 corresponds to the other of the source and the drain of the transistor 1213, and conduction or non-conduction between the first terminal and the second terminal of the switch 1203 (i.e., the on/off state of the transistor 1213) is selected by a control signal RD input to a gate of the transistor 1213. A first terminal of the switch 1204 corresponds to one of a source and a drain of the transistor 1214, a second terminal of the switch 1204 corresponds to the other of the source and 15 the drain of the transistor 1214, and conduction or nonconduction between the first terminal and the second terminal of the switch 1204 (i.e., the on/off state of the transistor **1214**) is selected by the control signal RD input to a gate of the transistor 1214.

One of a source and a drain of the transistor 1209 is electrically connected to one of a pair of electrodes of the capacitor 1208 and a gate of the transistor 1210. Here, the connection portion is referred to as a node M2. One of a source and a drain of the transistor 1210 is electrically 25 connected to a line which can supply a low power supply potential (e.g., a GND line), and the other thereof is electrically connected to the first terminal of the switch 1203 (the one of the source and the drain of the transistor 1213). The second terminal of the switch 1203 (the other of the source 30 and the drain of the transistor 1213) is electrically connected to the first terminal of the switch 1204 (the one of the source and the drain of the transistor **1214**). The second terminal of the switch 1204 (the other of the source and the drain of the transistor **1214**) is electrically connected to a line which can 35 supply a power supply potential VDD. The second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213), the first terminal of the switch 1204 (the one of the source and the drain of the transistor 1214), an input terminal of the logic element 1206, and one of a pair 40 of electrodes of the capacitor 1207 are electrically connected to each other. Here, the connection portion is referred to as a node M1. The other of the pair of electrodes of the capacitor 1207 can be supplied with a constant potential. For example, the other of the pair of electrodes of the capacitor 45 1207 can be supplied with a low power supply potential (e.g., GND) or a high power supply potential (e.g., VDD). The other of the pair of electrodes of the capacitor 1207 is electrically connected to the line which can supply a low power supply potential (e.g., a GND line). The other of the 50 pair of electrodes of the capacitor 1208 can be supplied with a constant potential. For example, the other of the pair of electrodes of the capacitor 1208 can be supplied with a low power supply potential (e.g., GND) or a high power supply potential (e.g., VDD). The other of the pair of electrodes of 55 the capacitor 1208 is electrically connected to the line which can supply a low power supply potential (e.g., a GND line).

The capacitor 1207 and the capacitor 1208 are not necessarily provided as long as the parasitic capacitance of the transistor, the wiring, or the like is actively utilized.

A control signal WE is input to the first gate (first gate electrode) of the transistor 1209. As for each of the switch 1203 and the switch 1204, a conduction state or a non-conduction state between the first terminal and the second terminal is selected by the control signal RD which is 65 different from the control signal WE. When the first terminal and the second terminal of one of the switches are in the

46

conduction state, the first terminal and the second terminal of the other of the switches are in the non-conduction state.

Note that the transistor 1209 in FIG. 23 has a structure with a second gate (second gate electrode; back gate). The control signal WE can be input to the first gate and the control signal WE2 can be input to the second gate. The control signal WE2 is a signal having a constant potential. As the constant potential, for example, a ground potential GND or a potential lower than a source potential of the transistor 1209 is selected. The control signal WE2 is a potential signal for controlling the threshold voltage of the transistor 1209, and Icut of the transistor 1209 can be further reduced. The control signal WE2 may be a signal having the same potential as that of the control signal WE. Note that as the transistor 1209, a transistor without a second gate may be used.

A signal corresponding to data retained in the circuit 1201 is input to the other of the source and the drain of the transistor 1209. FIG. 23 illustrates an example in which a signal output from the circuit 1201 is input to the other of the source and the drain of the transistor 1209. The logic value of a signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) is inverted by the logic element 1206, and the inverted signal is input to the circuit 1201 through the circuit 1220.

In the example of FIG. 23, a signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) is input to the circuit 1201 through the logic element 1206 and the circuit 1220; however, one embodiment of the present invention is not limited thereto. The signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) may be input to the circuit 1201 without its logic value being inverted. For example, in the case where the circuit 1201 includes a node in which a signal obtained by inversion of the logic value of a signal input from the input terminal is retained, the signal output from the second terminal of the switch 1203 (the other of the source and the drain of the transistor 1213) can be input to the node.

In FIG. 23, the transistors included in the memory element 1200 except for the transistor 1209 can each be a transistor in which a channel is formed in a layer formed using a semiconductor other than an oxide semiconductor or in the substrate 1190. For example, the transistor can be a transistor whose channel is formed in a silicon layer or a silicon substrate. Alternatively, all the transistors in the memory element 1200 may be a transistor in which a channel is formed in an oxide semiconductor layer. Further alternatively, in the memory element 1200, a transistor in which a channel is formed in an oxide semiconductor layer can be included besides the transistor 1209, and a transistor in which a channel is formed in a layer or the substrate 1190 including a semiconductor other than an oxide semiconductor can be used for the rest of the transistors.

As the circuit 1201 in FIG. 23, for example, a flip-flop circuit can be used. As the logic element 1206, for example, an inverter or a clocked inverter can be used.

In a period during which the memory element 1200 is not supplied with the power supply voltage, the semiconductor device of one embodiment of the present invention can retain data stored in the circuit 1201 by the capacitor 1208 which is provided in the circuit 1202.

The off-state current of a transistor in which a channel is formed in an oxide semiconductor layer is extremely low. For example, the off-state current of a transistor in which a channel is formed in an oxide semiconductor layer is significantly lower than that of a transistor in which a channel

is formed in silicon having crystallinity. Thus, when the transistor is used as the transistor 1209, a signal held in the capacitor 1208 is retained for a long time also in a period during which the power supply voltage is not supplied to the memory element 1200. The memory element 1200 can 5 accordingly retain the stored content (data) also in a period during which the supply of the power supply voltage is stopped.

Since the above-described memory element performs pre-charge operation with the switch 1203 and the switch 10 1204, the time required for the circuit 1201 to retain original data again after the supply of the power supply voltage is restarted can be shortened.

In the circuit 1202, a signal retained by the capacitor 1208 is input to the gate of the transistor **1210**. Therefore, after <sup>15</sup> supply of the power supply voltage to the memory element 1200 is restarted, the signal retained by the capacitor 1208 can be converted into the one corresponding to the state (the on state or the off state) of the transistor 1210 to be read from the circuit **1202**. Consequently, an original signal can be <sup>20</sup> accurately read even when a potential corresponding to the signal retained by the capacitor 1208 varies to some degree.

By applying the above-described memory element 1200 to a memory device such as a register or a cache memory included in a processor, data in the memory device can be 25 prevented from being lost owing to the stop of the supply of the power supply voltage. Furthermore, shortly after the supply of the power supply voltage is restarted, the memory device can be returned to the same state as that before the power supply is stopped. Therefore, the power supply can be 30 stopped even for a short time in the processor or one or a plurality of logic circuits included in the processor, resulting in lower power consumption.

Although the memory element **1200** is used in a CPU in this embodiment, the memory element 1200 can also be used in an LSI such as a digital signal processor (DSP), a custom LSI, or a programmable logic device (PLD), and a radio frequency identification (RFID).

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

## Embodiment 8

In this embodiment, configuration examples of a display device using a transistor of one embodiment of the present 45 invention are described.

## Configuration Example

FIG. 24A is a top view of the display device of one 50 liquid crystal display device can be provided. embodiment of the present invention. FIG. 24B is a circuit diagram illustrating a pixel circuit that can be used in the case where a liquid crystal element is used in a pixel in the display device of one embodiment of the present invention. FIG. 24C is a circuit diagram illustrating a pixel circuit that 55 can be used in the case where an organic EL element is used in a pixel in the display device of one embodiment of the present invention.

The transistor in the pixel portion can be formed in accordance with Embodiments 1 to 3. The transistor can be 60 easily formed as an n-channel transistor, and thus part of a driver circuit that can be formed using an n-channel transistor can be formed over the same substrate as the transistor of the pixel portion. With the use of any of the transistors described in the above embodiments for the pixel portion or 65 the driver circuit in this manner, a highly reliable display device can be provided.

FIG. 24A illustrates an example of a top view of an active matrix display device. A pixel portion 701, a first scan line driver circuit 702, a second scan line driver circuit 703, and a signal line driver circuit 704 are formed over a substrate 700 of the display device. In the pixel portion 701, a plurality of signal lines extended from the signal line driver circuit 704 are arranged and a plurality of scan lines extended from the first scan line driver circuit 702 and the second scan line driver circuit 703 are arranged. Note that pixels which include display elements are provided in a matrix in respective regions where the scan lines and the signal lines intersect with each other. The substrate 700 of the display device is connected to a timing control circuit (also referred to as a controller or a controller IC) through a connection portion such as a flexible printed circuit (FPC).

In FIG. 24A, the first scan line driver circuit 702, the second scan line driver circuit 703, and the signal line driver circuit 704 are formed over the substrate 700 where the pixel portion 701 is formed. Accordingly, the number of components which are provided outside, such as a driver circuit, can be reduced, so that a reduction in cost can be achieved. Furthermore, if the driver circuit is provided outside the substrate 700, wirings would need to be extended and the number of wiring connections would increase. When the driver circuit is provided over the substrate 700, the number of wiring connections can be reduced. Consequently, an improvement in reliability or yield can be achieved. One or more of the first scan line driver circuit 702, the second scan line driver circuit 703, and the signal line driver circuit 704 may be mounted on the substrate 700 or provided outside the substrate 700.

[Liquid Crystal Display Device]

FIG. **24**B illustrates an example of a circuit configuration of the pixel. Here, a pixel circuit which is applicable to a pixel of a VA liquid crystal display device is illustrated as an example.

This pixel circuit can be applied to a structure in which one pixel includes a plurality of pixel electrode layers. The pixel electrode layers are connected to different transistors, and the transistors can be driven with different gate signals. Accordingly, signals applied to individual pixel electrode layers in a multi-domain pixel can be controlled independently.

A gate wiring 712 of a transistor 716 and a gate wiring 713 of a transistor 717 are separated so that different gate signals can be supplied thereto. In contrast, a data line **714** is shared by the transistors 716 and 717. The transistor described in any of Embodiments 1 to 3 can be used as appropriate as each of the transistors **716** and **717**. Thus, a highly reliable

The shapes of a first pixel electrode layer electrically connected to the transistor 716 and a second pixel electrode layer electrically connected to the transistor 717 are described. The first pixel electrode layer and the second pixel electrode layer are separated by a slit. The first pixel electrode layer has a V shape and the second pixel electrode layer is provided so as to surround the first pixel electrode layer.

A gate electrode of the transistor 716 is connected to the gate wiring 712, and a gate electrode of the transistor 717 is connected to the gate wiring 713. When different gate signals are supplied to the gate wiring 712 and the gate wiring 713, operation timings of the transistor 716 and the transistor 717 can be varied. As a result, alignment of liquid crystals can be controlled.

Further, a storage capacitor may be formed using a capacitor wiring 710, a gate insulating film functioning as a

dielectric, and a capacitor electrode electrically connected to the first pixel electrode layer or the second pixel electrode layer.

The multi-domain pixel includes a first liquid crystal element 718 and a second liquid crystal element 719. The 5 first liquid crystal element 718 includes the first pixel electrode layer, a counter electrode layer, and a liquid crystal layer therebetween. The second liquid crystal element 719 includes the second pixel electrode layer, a counter electrode layer, and a liquid crystal layer therebetween.

Note that a pixel circuit of the present invention is not limited to that shown in FIG. 24B. For example, a switch, a resistor, a capacitor, a transistor, a sensor, a logic circuit, or the like may be added to the pixel circuit illustrated in FIG. **24**B.

[Organic EL Display Device]

FIG. 24C illustrates another example of a circuit configuration of the pixel. Here, a pixel structure of a display device using an organic EL element is shown.

In an organic EL element, by application of voltage to a 20 light-emitting element, electrons are injected from one of a pair of electrodes and holes are injected from the other of the pair of electrodes, into a layer containing a light-emitting organic compound; thus, current flows. The electrons and holes are recombined, and thus, the light-emitting organic 25 compound is excited. The light-emitting organic compound returns to a ground state from the excited state, thereby emitting light. Owing to such a mechanism, this lightemitting element is referred to as a current-excitation lightemitting element.

FIG. 24C illustrates an applicable example of a pixel circuit. Here, one pixel includes two n-channel transistors. Furthermore, digital time grayscale driving can be employed for the pixel circuit.

operation of a pixel employing digital time grayscale driving are described.

A pixel 720 includes a switching transistor 721, a driver transistor 722, a light-emitting element 724, and a capacitor 723. A gate electrode layer of the switching transistor 721 is 40 connected to a scan line 726, a first electrode (one of a source electrode layer and a drain electrode layer) of the switching transistor 721 is connected to a signal line 725, and a second electrode (the other of the source electrode layer and the drain electrode layer) of the switching tran- 45 sistor 721 is connected to a gate electrode layer of the driver transistor 722. The gate electrode layer of the driver transistor 722 is connected to a power supply line 727 through the capacitor 723, a first electrode of the driver transistor 722 is connected to the power supply line 727, and a second 50 electrode of the driver transistor 722 is connected to a first electrode (a pixel electrode) of the light-emitting element 724. A second electrode of the light-emitting element 724 corresponds to a common electrode 728. The common electrode 728 is electrically connected to a common poten- 55 tial line formed over the same substrate as the common electrode 728.

As the switching transistor 721 and the driver transistor 722, the transistor described in any of Embodiments 1 to 3 can be used as appropriate. In this manner, a highly reliable 60 organic EL display device can be provided.

The potential of the second electrode (the common electrode 728) of the light-emitting element 724 is set to be a low power supply potential. Note that the low power supply potential is lower than a high power supply potential sup- 65 plied to the power supply line 727. For example, the low power supply potential can be GND, 0V, or the like. The

**50** 

high power supply potential and the low power supply potential are set to be higher than or equal to the forward threshold voltage of the light-emitting element **724**, and the difference between the potentials is applied to the lightemitting element 724, whereby current is supplied to the light-emitting element 724, leading to light emission. The forward voltage of the light-emitting element 724 refers to a voltage at which a desired luminance is obtained, and includes at least a forward threshold voltage.

Note that gate capacitance of the driver transistor 722 may be used as a substitute for the capacitor 723, so that the capacitor 723 can be omitted.

Next, a signal input to the driver transistor 722 is described. In the case of a voltage-input voltage driving method, a video signal for sufficiently turning on or off the driver transistor 722 is input to the driver transistor 722. In order for the driver transistor 722 to operate in a linear region, voltage higher than the voltage of the power supply line 727 is applied to the gate electrode layer of the driver transistor 722. Note that voltage higher than or equal to voltage which is the sum of power supply line voltage and the threshold voltage Vth of the driver transistor 722 is applied to the signal line 725.

In the case of performing analog grayscale driving, a voltage greater than or equal to a voltage which is the sum of the forward voltage of the light-emitting element **724** and the threshold voltage Vth of the driver transistor 722 is applied to the gate electrode layer of the driver transistor 722. A video signal by which the driver transistor 722 is operated in a saturation region is input, so that current is supplied to the light-emitting element 724. In order for the driver transistor 722 to operate in a saturation region, the potential of the power supply line 727 is set higher than the gate potential of the driver transistor 722. When an analog The configuration of the applicable pixel circuit and 35 video signal is used, it is possible to supply current to the light-emitting element 724 in accordance with the video signal and perform analog grayscale driving.

> Note that the configuration of the pixel circuit of the present invention is not limited to that shown in FIG. **24**C. For example, a switch, a resistor, a capacitor, a sensor, a transistor, a logic circuit, or the like may be added to the pixel circuit illustrated in FIG. 24C.

> In the case where the transistor shown in any of the above embodiments is used for the circuit shown in FIGS. 24A to **24**C, the source electrode (the first electrode) is electrically connected to the low potential side and the drain electrode (the second electrode) is electrically connected to the high potential side. Furthermore, the potential of the first gate electrode may be controlled by a control circuit or the like and the potential described above as an example, e.g., a potential lower than the potential applied to the source electrode, may be input to the second gate electrode through a wiring that is not illustrated.

> For example, in this specification and the like, a display element, a display device which is a device including a display element, a light-emitting element, and a light-emitting device which is a device including a light-emitting element can employ a variety of modes or can include a variety of elements. Examples of a display element, a display device, a light-emitting element, or a light-emitting device include an EL (electroluminescent) element (e.g., an EL element including organic and inorganic materials, an organic EL element, or an inorganic EL element), an LED (e.g., a white LED, a red LED, a green LED, or a blue LED), a transistor (a transistor which emits light depending on current), an electron emitter, a liquid crystal element, electronic ink, an electrophoretic element, a grating light valve

(GLV), a plasma display panel (PDP), a micro electro mechanical system (MEMS), a digital micromirror device (DMD), a digital micro shutter (DMS), MIRASOL (registered trademark), an interferometric modulator display (IMOD) element, an electrowetting element, a piezoelectric 5 ceramic display, or a carbon nanotube, which are display media whose contrast, luminance, reflectivity, transmittance, or the like is changed by electromagnetic action. Note that examples of display devices having EL elements include an EL display. Examples of display devices including electron 10 emitters are a field emission display (FED) and an SED-type flat panel display (SED: surface-conduction electron-emitter display). Examples of display devices including liquid crystal elements include a liquid crystal display (e.g., a transmissive liquid crystal display, a transflective liquid crystal 15 display, a reflective liquid crystal display, a direct-view liquid crystal display, or a projection liquid crystal display). Examples of display devices including electronic ink or electrophoretic elements include electronic paper.

This embodiment can be combined with any of the other 20 embodiments in this specification as appropriate.

#### Embodiment 9

In this embodiment, a display module using a semicon- 25 ductor device of one embodiment of the present invention is described with reference to FIG. 25.

In a display module 8000 in FIG. 25, a touch panel 8004 connected to an FPC 8003, a display panel 8006 connected to an FPC **8005**, a backlight unit **8007**, a frame **8009**, a 30 printed board 8010, and a battery 8011 are provided between an upper cover **8001** and a lower cover **8002**. Note that the backlight unit 8007, the battery 8011, the touch panel 8004, and the like are not provided in some cases.

present invention can be used for the display panel 8006, for example.

The shapes and sizes of the upper cover **8001** and the lower cover 8002 can be changed as appropriate in accordance with the sizes of the touch panel **8004** and the display 40 panel **8006**.

The touch panel **8004** can be a resistive touch panel or a capacitive touch panel and may be formed to overlap with the display panel 8006. A counter substrate (sealing substrate) of the display panel 8006 can have a touch panel 45 function. A photosensor may be provided in each pixel of the display panel 8006 so that an optical touch panel function is added. An electrode for a touch sensor may be provided in each pixel of the display panel 8006 so that a capacitive touch panel function is added.

The backlight unit 8007 includes a light source 8008. The light source 8008 may be provided at an end portion of the backlight unit 8007 and a light diffusing plate may be used.

The frame 8009 protects the display panel 8006 and also functions as an electromagnetic shield for blocking electro- 55 magnetic waves generated from the printed board 8010. The frame 8009 may function as a radiator plate.

The printed board 8010 has a power supply circuit and a signal processing circuit for outputting a video signal and a clock signal. As a power source for supplying power to the 60 power supply circuit, an external commercial power source or the battery 8011 provided separately may be used. Note that the battery 8011 is not necessary in the case where a commercial power source is used.

The display module **8000** can be additionally provided 65 with a member such as a polarizing plate, a retardation plate, or a prism sheet.

**52** 

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

#### Embodiment 10

The semiconductor device of one embodiment of the present invention can be used for display devices, personal computers, or image reproducing devices provided with recording media (typically, devices which reproduce the content of recording media such as digital versatile discs (DVDs) and have displays for displaying the reproduced images). Other examples of electronic devices that can be equipped with the semiconductor device of one embodiment of the present invention are mobile phones, game machines including portable game consoles, portable data appliances, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATM), and vending machines. FIGS. 26A to 26F illustrate specific examples of these electronic devices.

FIG. **26**A illustrates a portable game console including a housing 901, a housing 902, a display portion 903, a display portion 904, a microphone 905, a speaker 906, an operation key 907, a stylus 908, and the like. Although the portable game machine in FIG. 26A has the two display portions 903 and 904, the number of display portions included in a portable game machine is not limited to this.

FIG. **26**B illustrates a portable data terminal including a first housing 911, a second housing 912, a first display portion 913, a second display portion 914, a joint 915, an operation key 916, and the like. The first display portion 913 The semiconductor device of one embodiment of the 35 is provided in the first housing 911, and the second display portion **914** is provided in the second housing **912**. The first housing 911 and the second housing 912 are connected to each other with the joint 915, and the angle between the first housing 911 and the second housing 912 can be changed with the joint 915. An image on the first display portion 913 may be switched depending on the angle between the first housing 911 and the second housing 912 at the joint 915. A display device with a position input function may be used as at least one of the first display portion 913 and the second display portion 914. Note that the position input function can be added by providing a touch panel in a display device. Alternatively, the position input function can be added by provision of a photoelectric conversion element called a photosensor in a pixel portion of a display device.

FIG. 26C illustrates a laptop personal computer, which includes a housing 921, a display portion 922, a keyboard 923, a pointing device 924, and the like.

FIG. **26**D illustrates an electric refrigerator-freezer including a housing 931, a door for a refrigerator 932, a door for a freezer 933, and the like.

FIG. **26**E illustrates a video camera, which includes a first housing 941, a second housing 942, a display portion 943, operation keys 944, a lens 945, a joint 946, and the like. The operation keys 944 and the lens 945 are provided for the first housing 941, and the display portion 943 is provided for the second housing 942. The first housing 941 and the second housing 942 are connected to each other with the joint 946, and the angle between the first housing 941 and the second housing 942 can be changed with the joint 946. Images displayed on the display portion 943 may be switched in accordance with the angle at the joint 946 between the first housing 941 and the second housing 942.

FIG. 26F illustrates an ordinary vehicle including a car body 951, wheels 952, a dashboard 953, lights 954, and the like.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

#### Embodiment 11

In this embodiment, application examples of an RF tag of one embodiment of the present invention will be described with reference to FIGS. 27A to 27F. The RF tag is widely used and can be provided for, for example, products such as bills, coins, securities, bearer bonds, documents (e.g., driver's licenses or resident's cards, see FIG. 27A), vehicles (e.g., bicycles, see FIG. 27B), packaging containers (e.g., wrapping paper or bottles, see FIG. 27C), recording media (e.g., DVD or video tapes, see FIG. 27D), personal belongings (e.g., bags or glasses), foods, plants, animals, human bodies, clothing, household goods, medical supplies such as medicine and chemicals, and electronic devices (e.g., liquid crystal display devices, EL display devices, television sets, or cellular phones), or tags on products (see FIGS. 27E and 27F).

An RF tag 4000 of one embodiment of the present invention is fixed to a product by being attached to a surface 25 thereof or embedded therein. For example, the RF tag 4000 is fixed to each product by being embedded in paper of a book, or embedded in an organic resin of a package. Since the RF tag 4000 of one embodiment of the present invention can be reduced in size, thickness, and weight, it can be fixed 30 to a product without spoiling the design of the product. Furthermore, bills, coins, securities, bearer bonds, documents, or the like can have an identification function by being provided with the RF tag 4000 of one embodiment of the present invention, and the identification function can be 35 utilized to prevent counterfeiting. Moreover, the efficiency of a system such as an inspection system can be improved by providing the RF tag of one embodiment of the present invention for packaging containers, recording media, personal belongings, foods, clothing, household goods, elec- 40 tronic devices, or the like. Vehicles can also have higher security against theft or the like by being provided with the RF tag of one embodiment of the present invention.

As described above, by using the RF tag of one embodiment of the present invention for each application described 45 in this embodiment, power for operation such as writing or reading of data can be reduced, which results in an increase in the maximum communication distance. Moreover, data can be held for an extremely long period even in the state where power is not supplied; thus, the RF tag can be 50 preferably used for application in which data is not frequently written or read.

This embodiment can be combined with any of the other embodiments in this specification as appropriate.

This application is based on Japanese Patent Application 55 serial no. 2013-231209 filed with Japan Patent Office on Nov. 7, 2013, the entire contents of which are hereby incorporated by reference.

What is claimed is:

1. A method for manufacturing a semiconductor device, 60 comprising the steps of:

forming an oxide insulating layer over a substrate;

54

forming a first intermediate layer and a second intermediate layer over the oxide insulating layer;

forming a source electrode layer over the first intermediate layer;

forming a drain electrode layer over the second intermediate layer;

forming an oxide semiconductor layer over the source electrode layer and the drain electrode layer;

forming a gate insulating film over the oxide semiconductor layer; and

forming a gate electrode layer over the gate insulating film,

wherein the first intermediate layer and the source electrode layer are stacked with each other, and

wherein the second intermediate layer and the drain electrode layer are stacked with each other.

2. The method for manufacturing a semiconductor device according to claim 1,

wherein the oxide semiconductor layer comprises an In—M—Zn oxide, and

wherein M is at least one of Al, Ti, Ga, Y, Zr, Sn, La, Ce, Nd and Hf.

3. The method for manufacturing a semiconductor device according to claim 1, wherein the oxide semiconductor layer includes crystals with c-axis alignment in a direction perpendicular to a surface of the oxide semiconductor layer.

4. The method for manufacturing a semiconductor device according to claim 1, wherein the oxide semiconductor layer is stacked layers including a first oxide semiconductor layer, a second oxide semiconductor layer, and a third oxide semiconductor layer in this order from the oxide insulating layer side.

5. The method for manufacturing a semiconductor device according to claim 1, wherein each of the first intermediate layer and the second intermediate layer is a single layer or stacked layers comprising at least one material selected from the group consisting of aluminum oxide, aluminum oxynitride, gallium oxide, gallium oxynitride, yttrium oxynitride, hafnium oxide, hafnium oxynitride, yttria-stabilized zirconia, titanium nitride, tantalum nitride, gold, platinum, palladium, and ruthenium.

6. The method for manufacturing a semiconductor device according to claim 4,

wherein the first oxide semiconductor layer, the second oxide semiconductor layer, and the third oxide semiconductor layer each include an In—M—Zn oxide, wherein M is at least one of Al, Ti, Ga, Y, Zr, Sn, La, Ce, Nd and Hf, and

wherein an atomic ratio of M to In in each of the first oxide semiconductor layer and the third oxide semiconductor layer is larger than an atomic ratio of M to

In in the second oxide semiconductor layer.

7. The method for manufacturing a semiconductor device according to claim 1, wherein shapes of top surfaces of the gate electrode layer and the oxide semiconductor layer are formed so as to be substantially the same as each other.

8. The method for manufacturing a semiconductor device according to claim 4, wherein shapes of top surfaces of the gate electrode layer and the third oxide semiconductor layer are formed so as to be substantially the same as each other.

\* \* \* \*