

US009484746B2

(12) United States Patent

Tang et al.

(10) Patent No.: US 9,484,746 B2

(45) Date of Patent: No

Nov. 1, 2016

(54) POWER CONVERTER CIRCUIT WITH AC OUTPUT

(75) Inventors: Yi Tang, Singapore (SG); Gerald

Deboy, Klagenfurt (AT)

(73) Assignee: Infineon Technologies Austria AG,

Villach (AT)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 989 days.

(21) Appl. No.: 13/352,202

(22) Filed: Jan. 17, 2012

(65) Prior Publication Data

US 2013/0181529 A1 Jul. 18, 2013

(51) Int. Cl.

H02J 1/00 (2006.01)

H02J 3/38 (2006.01)

H02M 7/5387 (2007.01)

H02M 1/00 (2006.01)

(52) U.S. Cl.

CPC *H02J 3/383* (2013.01); *H02M 7/53871* (2013.01); *H02M 2001/0074* (2013.01); *H02M 2001/0074* (2013.01); *H02M 2001/0077* (2013.01); *Y02E 10/563* (2013.01); *Y10T 307/707* (2015.04)

(58) Field of Classification Search

CPC H02J 3/383; H02M 7/53871; H02M 2001/0074; H02M 2001/0077; Y10T 307/707; Y02E 10/563 USPC 307/82

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

3,466,456 A 9/1969 Tolworthy 4,719,550 A 1/1988 Powell et al. 5,518,624 A 5/1996 Filson et al. 5,837,594 A 11/1998 Honma et al. 6,542,344 B1 4/2003 Mashiko

(Continued)

FOREIGN PATENT DOCUMENTS

CA 2702392 4/2009 CN 102148509 A 8/2011 (Continued)

OTHER PUBLICATIONS

Alonso, O., et al., "Cascaded H-Bridge Multilevel Converter for Grid Connected Photovoltaic Generators with Independent Maximum Power Point Tracking of each Solar Array," IEEE 34th Annual Power Electronics Specialist Conference (PESC '03), vol. 2, Jun. 15-19, 2003, pp. 731-735.


(Continued)

Primary Examiner — Daniel Cavallari (74) Attorney, Agent, or Firm — Slater Matsil, LLP

(57) ABSTRACT

A power converter circuit includes output terminals configured to receive an external AC voltage. At least one series circuit has at least two converter units. Each converter unit includes input terminals configured to be coupled to a DC power source. Output terminals provide an AC output current. The at least one series circuit is connected between the output terminals of the power converter circuit. A voltage measurement circuit is connected between the output terminals of the power converter circuit and configured to provide at least one measurement signal that includes information related to phase and frequency of the external AC voltage. At least one of the converter units is configured to receive the at least one measurement signal and is configured to regulate the generation of the AC output current dependent on the at least one measurement signal.

27 Claims, 15 Drawing Sheets



DE 20210007960 T1 10/2010 10/2010 10/2010 10/2010 10/2017 10	(56) References Cited				FOREIGN PATENT DOCUMENTS			
Fig. 2 477 73 8 2 72012		U.S.	PATENT	DOCUMENTS	DE	202010007960 U	J 1	10/2010
6764.888 Bil 7/2004 Ent et al. JP 11089242 3/1999 7,126.315 B2 10/2006 Fan et al. JP 11089242 3/1999 7,126.315 B2 10/2006 Sachdeva et al. JP 2000166097 A 6/2000 A 6/						2 477 318 A	λ2	7/2012
7,037,787 B2 5/2006 Sco	6,764,898	B1	7/2004	En et al.				
7,126,315 B2 10/2006 Sech JP 2000166007 A 6,2000	, ,							
7,808,125 BI 0/2010 Sachdewa et al. P 20081188/09 A 5/2008 S. 2008 S. 2008 S. 2008 S. 2008 S. 2008 S. 2007 S. 20	7,126,315	B2	10/2006	Seo				
Assistance Ass	7,808,125	B1	10/2010	Sachdeva et al.				
Section Sect	7,962,249	B1	6/2011	Zhang et al.				
9,143,036 B2 9, 9215 lie	8,026,704	B2		-				
WO WO 2012/016285 Al 2/2012				-				
2004/0051134 Al 3/2004 Jang et al 2004/0187866 Al 9/2004 Bucur et al 2006/0181212 Al 1/2006 Davies et al 2006/0281212 Al 1/2006 Davies et al 1/2006 Confederation of Grid-Connected Photovoltaic System with Power Factor Control and Islanding Detection," Jun. 20-25, 2004, 35th Annual IEEE Power Electronics Specialists Conference, pp. 1409-1412. Ranade et al 2008/030530 Al 1/2008 Roger et al 2008/030530 Al 1/2009 Roger et al 2009/02053250 Al 1/2009 Roger et al	, ,							
2004/01/57836 A1 3/2004 Bucur et al.								
2004/0178766 Al 9/2004 Bucur et al. 2006/0281212 Al 7/2005 Davies et al. 2006/0281212 Al 7/2006 Moriceau et al. 2006/0281212 Al 7/2006 Moriceau et al. 2006/0281212 Al 2/2007 September 2007/0197048 Al 8/2007 September 2007/0197048 Al 8/2007 September 2007/0197048 Al 8/2007 September 2007/0224813 Al 9/2007 Shen et al. 2007/0246752 Al 1/2008 Takami et al. 2008/0303767 Al 1/2008 Takami et al. 2008/0303763 Al 1/2008 Takami et al. 2008/0305303 Al 1/2008 Takami et al. 2008/0305303 Al 1/2008 Takami et al. 2009/018298 Al 7/2009 Molfs 2009/018298 Al 7/2009 Subme et al. 2009/018298 Al 7/2009 Subme et al. 2009/018293 Al 7/2009 Subme et al. 2010/018353 Al 6/2011 Lee 2011/0242857 Al 1/2011 Deboy 2011/0242857 Al 1/2012 Carletti 2011/0242857 Al 1/2012 Carletti 2011/0242857 Al 1/2012 Carletti 2011/0242857 Al 1/2012 Carletti 2011/0243857 Al 1/2013 Deboy et al. 2013/03181530 Al 7/2013 Deboy et al. 2013/03181533 Al 7/2013 Deboy et al					WO	WO 2013/030236 A	12	3/2013
2006/081212 A1 7/2006 Davies et al.								
2006/0181212 A						OTHER E	PUR	LICATIONS
2006/02861212 A1 12/2006 Moriceau et al. Mckhilef, S. et al. "Implementation of Grid-Connected Photovoltaic System with Power Factor Control and Islanding Detection," Iun. 20-25, 2004, 35th Annual IEEE Power Electronics Specialists Conference, pp. 1409-1412. Ranade, S., et al., "A Study of Islanding in Utility-Connected Methods," 8047d IEEE Transactions on Energy Conversion Sep. 4, 1989, No. 3, New York, US, 11 pgs. Wolfs					OTTER TODLICATIONS			
Photovoltaic System with Power Factor Control and Islanding 2007/0023812 A1 2/2007 Sekime et al. Sung et al. 2007/0024813 A1 9/2007 Sekime et al. Short of al. 2007/024813 A1 9/2007 Sekime et al. Short of al. 2007/024875 A1 1/2007 Cheng et al. 2008/0003765 A1 1/2008 Wolfs					Mekhi	lef S et al "Ir	mnlei	mentation of Grid-Connected
2007/0234822 A1 2/2007 Sung et al.					- -			
2007/02/24813 A1 9/2007 Sekin et al. 2007/02/24813 A1 9/2007 Shen et al. 2007/02/246752 A1 10/2007 Cheng et al. 2008/030376 A1 1/2008 Radmi et al. 2008/0303503 A1* 12/2008 Wolfs G05F 1/67 323/301 A1 2008/0303503 A1* 12/2008 Radmi et al. 2009/02/2323 A1 1/2009 Shum et al. 2009/02/2323 A1 1/2009 Shum et al. 2009/02/2323 A1 1/2009 Paull Shum et al. 2009/02/2323 A1 1/2009 Paull Shum et al. 2011/0149535 A1 6/2011 Choi et al. 2011/02/2857 A1 1/2011 Deboy Endironment et al. 2011/0149535 A1 1/2012 Seymour et al. 2011/02/25375 A1 1/2012 Deboy Endironment et al. 2012/01/26623 A1 5/2012 Voscovich et al. 2012/01/35964 A1 7/2012 Seymour et al. 2012/01/35964 A1 7/2013 Deboy et al. 2013/0155735 A1 6/2011 lic et al. 2013/0155735 A1 6/2011 lic et al. 2013/0155735 A1 7/2013 Deboy et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181531 A1 7/2013 Deboy et al. 2013/0181533 A1 7/2013 Deboy et al. 2013/018153 A1 7/2013 De				•				
2007/0224813 A1 9/2007 Shen et al. 2007/0246752 A1 10/2007 Cheng et al. 2007/0246752 A1 10/2007 Cheng et al. 2007/0252191 A1 11/2007 Kim et al. 2008/0303503 A1* 12/2008 Takami et al. 2008/0303503 A1* 12/2008 Wolfs					Detection," Jun. 20-25, 2004, 35th Annual IEEE Power Electronics			
2007/0252191 Al 10/2007 Cheng et al. 2007/0252191 Al 11/2007 Kim et al. 2008/003776 Al 1/2008 Wolfs					Specialists Conference, pp. 1409-1412.			
2007/0252191 A1 11/2007 Kim et al. 2008/0003776 A1 1/2008 Takami et al. 2008/0003776 A1 1/2008 Takami et al. 2008/00037303 A1 * 12/2008 21/2008 2008/0033530 A1 * 12/2008 21/2008 2008/0033531 21/2008 Rachmady et al. 2009/0023259 A1 1/2009 Shum et al. 2009/0023259 A1 7/2009 Shum et al. 2010/0195361 A1 8/2010 Stem 2011/0140535 A1 6/2011 Lec 2011/0242857 A1 10/2011 Kim et al. 2011/0242857 A1 10/2011 Kim et al. 2012/0087157 A1 4/2012 Seymour et al. 2012/016623 A1 7/2012 Solution 2012/0300515 A1 * 1/2012 Carletti H02M 1/4225 2013/00185735 A1 6/2013 Ric et al. 2013/0155735 A1 6/2013 Ric et al. 2013/0185735 A1 6/2013 Ric et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181531 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 6/2014 Ric et al. 2014/0169053 A1 2014/0169053 A1 6/2014 Ric et al. 2014/0169053 A1					_			
2008/0003776						•	-	
2008/0303503						_		
323/301						·		
2008/0315310 Al 12/2008 Rachmady et al. 2009/023259 Al 17/2009 Shum et al. 2009/0212629 Al 8/2009 Paull 2009/0284232 Al 2019/0915361 Al 8/2010 Stem	2000,0505505	111	12,2000		•	·	-	_
2009/023259 A1 1/2009 Shum et al. 2009/0189280 A1 7/2009 Shum et al. 8/2009 Paull 6-8, 2012, Proceedings of the International Conference of Integrated 2009/0284232 A1 11/2009 Zhang et al. 2011/0149535 A1 8/2010 Stem 6/2011 Choi et al. 2011/0148195 A1 6/2011 Lee 7/2011/0284857 A1 10/2011 Lee 7/2012/0287157 A1 11/2011 Deboy 7/2012/0087157 A1 1/2011 Deboy 7/2012/0087157 A1 4/2012 Seymour et al. 2012/0126623 A1 5/2012 Koehl 7/2013 Deboy et al. 2012/0300515 A1* 11/2012 Carletti	2008/0315310	A 1	12/2008					_
2009/0284232 Al 1/2009 Zhang et al. 2010/0195361 Al 8/2010 Stem Sci						·		
2009/0284232 A1 11/2009 Zhang et al. 2010/0195361 A1 8/2010 Stem 2011/0140535 A1 6/2011 Choi et al. 2011/0148195 A1 6/2011 Lee 2011/0242857 A1 10/2011 Deboy 2012/085375 A1 11/2011 Deboy 2012/0097187 A1 4/2012 Huang et al. 2012/0126623 A1 5/2012 Koehl 2012/0175964 A1 7/2012 Voscovich et al. 2012/0300515 A1* 11/2012 Carletti	2009/0189280	A 1	7/2009	Shum et al.	Kolar,	J.W. et al., "Extreme	Effic	eiency Power Electronics," Mar.
2010/0195361 A1	2009/0212629	A 1	8/2009	Paul1	6-8, 20	12, Proceedings of the 1	Interi	national Conference of Integrated
2011/0140535 A1 6/2011 Choi et al. 6/2011 Lee Applications," Sep. 12-16, 2010, IEEE, pp. 2803-2811. Yang, B. et al., "LLC Resonant Converter for Front End DC/DC Conversion," Mar. 10-14, 2002, IEEE, 5 pages. Ertl, H., et al., "A Novel Multicell DC-AC Converter for Applications in Renewable Energy Systems," IEEE Transactions on Industrial Electronics, vol. 49, No. 5, Oct. 2002, pp. 1048-1057. Walker, G., et al., "Cascaded DC-DC Converter Connection of Photovoltaic Modules," IEEE Transactions on Power Electronics, vol. 19, No. 4, Jul. 2004, pp. 1130-1139. Sahan, B., "Wechselrichtersysteme mit Stromzwischenkreis zur Netzanbindung von PV-Generatoren," ISBN 978-3-89958-912-2, 2013/0181533 A1 7/2013 Deboy et al. 2013/0181533 A1 7/2013 Deboy et al. 2013/0181533 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 2014/0169053 A1 6/2014 Lic et al. 2014/0169053 A1 2014/0157588 A1 6/2014 Deboy 4 Lobby 2014/0169053 A1 2014/0157588 A1 6/2014 Deboy 4 Lobby 2014/0169053 A1 2014/0169053 A1 7/2014 Deboy et al. 2014/0169053 A1 6/2014 Deboy 4 Lobby 2014/0169053 A1 7/2014 Deboy et al. 2014/0	2009/0284232	$\mathbf{A}1$	11/2009	Zhang et al.	Power	Electronics Systems (CIPS	2012), 23 pages.
2011/0148195 A1 6/2011 Choi et al. 6/2011 Choi et al. 2011/0242857 A1 10/2011 Kim et al. 2011/0285375 A1 11/2011 Deboy 2012/0087157 A1 4/2012 Huang et al. 2012/0126623 A1 2012/0175964 A1 7/2012 Voscovich et al. 2012/0300515 A1* 11/2012 Carletti	2010/0195361	$\mathbf{A}1$	8/2010	Stem	Trubits	syn, A. et al., "High-	Effic	iency Inverter for Photovoltaic
2011/0242857 A1 10/2011 Kim et al. 2011/0285375 A1 11/2011 Deboy 2 2012/0087157 A1 4/2012 Huang et al. 2012/0091817 A1 4/2012 Seymour et al. 2012/0175964 A1 2012/0300515 A1* 11/2012 Carletti			6/2011	Choi et al.				
2011/0285375 A1 11/2011 Deboy 2012/0887157 A1 4/2012 Huang et al. 2012/0991817 A1 4/2012 Seymour et al. 2012/0126623 A1 5/2012 Koehl 2012/0300515 A1* 11/2012 Yoscovich et al. 2013/009700 A1 1/2013 Deboy et al. 2013/0155735 A1 6/2013 Ilic et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 6/2014 Ilic et al. 2014/0175888 A1 6/2014 Deboy 2014/0191582 A1 7/2014 Deboy et al.						· •		· • •
2012/0087157 A1 4/2012 Huang et al. 2012/0091817 A1 4/2012 Seymour et al. 2012/0126623 A1 5/2012 Koehl 2012/0300515 A1* 7/2012 Yoscovich et al. 2013/009700 A1 1/2013 Deboy et al. 2013/0155735 A1 6/2013 Ilic et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181573 A1 2013/0181573 A1 2013/01887473 A1 2013/0187473 A1 2014/019588 A1 6/2014 Deboy et al. 2014/0191582 A1 7/2014 Deboy et al. 2016 Thuang et al. 4/2012 Huang et al. 4/2013 Poscovich et al. 1/2013 Deboy et al. 8/2013 Deboy et al. 9/2013 Deboy et al. 9/2014 Deboy et al. 9/2013 Deboy et al. 9/2014 Deboy et al. 9/2013 Deboy et a					•	·		
2012/0091817 A1						· ·	•	, 1 0
2012/0126623 A1 5/2012 Koehl 2012/0175964 A1 7/2012 Yoscovich et al. 2012/0300515 A1* 11/2012 Carletti					•			* *
2012/0300515 A1 * 7/2012 Yoscovich et al. 2012/0300515 A1 * 11/2012 Carletti								
2012/0300515 A1* 11/2012 Carletti							•	' L L
2013/0009700 A1 1/2013 Deboy et al. 2013/0155735 A1 6/2013 Ilic et al. 2013/0155736 A1 6/2013 Ilic et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181531 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 6/2014 Ilic et al. 2014/0175888 A1 6/2014 Deboy et al. 2014/0191582 A1 7/2014 Deboy et al. 2014/0191582 A1 7/2014 Deboy et al. 363/74 vol. 19, No. 4, Jul. 2004, pp. 1130-1139. Sahan, B., "Wechselrichtersysteme mit Stromzwischenkreis zur Netzanbindung von PV-Generatoren," ISBN 978-3-89958-912-2, 2010, 10 pages. Johnson, B., et al., "Photovoltaic AC Module Composed of a Very Large Number of Interleaved Inverters," Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 6-11, 2011, pp. 976-981, Fort Worth, Texas.					Walke	r, G., et al., "Cascade	ed Do	C-DC Converter Connection of
2013/0155735 A1 6/2013 Ilic et al. 2013/0155736 A1 6/2013 Ilic et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181531 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Deboy et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 6/2014 Ilic et al. 2014/0175888 A1 6/2014 Deboy 2014/0191582 A1 7/2014 Deboy et al.				363/74		•		· ·
2013/0155736 A1 6/2013 Ilic et al. 2013/0181530 A1 7/2013 Deboy et al. 2013/0181531 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Hines et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 6/2014 Ilic et al. 2014/0175888 A1 6/2014 Deboy 2014/0191582 A1 7/2014 Deboy et al.								
2013/0181530 A1 7/2013 Deboy et al. 2013/0181531 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Hines et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 6/2014 Ilic et al. 2014/0175888 A1 6/2014 Deboy 2014/0191582 A1 7/2014 Deboy et al. 2014/0191582 A1 7/2014 Deboy et al. 2010, 10 pages. Johnson, B., et al., "Photovoltaic AC Module Composed of a Very Large Number of Interleaved Inverters," Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 6-11, 2011, pp. 976-981, Fort Worth, Texas.					•	•		
2013/0181531 A1 7/2013 Deboy et al. 2013/0181573 A1 7/2013 Hines et al. 2013/0187473 A1 7/2013 Deboy et al. 2014/0169053 A1 7/2014 Deboy 2014/0175888 A1 6/2014 Deboy 2014/0191582 A1 7/2014 Deboy et al. Johnson, B., et al., "Photovoltaic AC Module Composed of a Very Large Number of Interleaved Inverters," Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Mar. 6-11, 2011, pp. 976-981, Fort Worth, Texas.						•	erato	ren, 15BN 978-5-89958-912-2,
2013/0181573 A1					•	1 0		
2013/0187473 A1								<u> </u>
2014/0169053 A1 6/2014 Ilic et al. 2014/0175888 A1 6/2014 Deboy 2014/0191582 A1 7/2014 Deboy et al. 1EEE Applied Power Electronics Conference and Exposition (APEC), Mar. 6-11, 2011, pp. 976-981, Fort Worth, Texas.					Large	Number of Interleave	ed Ir	nverters," Twenty-Sixth Annual
2014/0175888 A1 6/2014 Deboy (APEC), Mar. 6-11, 2011, pp. 976-981, Fort Worth, Texas. 2014/0191582 A1 7/2014 Deboy et al.					IEEE	Applied Power Elect	tronic	es Conference and Exposition
2014/0173686 A1					(APEC	C), Mar. 6-11, 2011, pp	. 976	5-981, Fort Worth, Texas.
					`	, , , , , , , , , , , , , , , , , , ,		
					* cite	d by examiner		





FIG 1






FIG 4D




FIG 3

Nov. 1, 2016




FIG 5




FIG 6





FIG 7A FIG 7B

FIG 7C






FIG 9




FIG 10




FIG 11




FIG 12




FIG 13




FIG 14

Nov. 1, 2016




FIG 15




FIG 16




FIG 17




FIG 18




FIG 19




FIG 20




FIG 21





FIG 22



POWER CONVERTER CIRCUIT WITH AC OUTPUT

TECHNICAL FIELD

Embodiments of the present invention relate to a power converter circuit, a power supply system with a power converter circuit, and a method for operating a power converter circuit.

BACKGROUND

With an increasing interest in sustainable energy production there is a focus on using photovoltaic modules for producing electric power. Photovoltaic (PV) modules include a plurality of photovoltaic (PV) cells, that are also known as solar cells. Since the output voltage of one cell is relatively low, a PV module usually includes a string with a plurality of series connected solar cells, such as between 50 to 100 cells connected in series, or even several such strings connected in parallel.

A PV module provides a DC supply voltage, while power grids, such as national power grids, have an AC supply voltage. In order to supply the energy provided by a PV module to the power grid it is, therefore, necessary to convert the DC voltage of the PV module into an AC voltage 25 that is consistent with the AC supply voltage of the power grid.

A first approach for converting the PV module DC voltage into a power grid AC voltage includes connecting several PV modules in series so as to obtain a DC voltage that is higher than the peak voltage of the power grid AC voltage, and converting the DC voltage into the AC voltage using a DC/AC converter. The amplitude of the DC voltage is typically between 200V and 1000V. High DC voltages, however, are critical in terms of the occurrence of electric 35 arcs.

According to a second approach, a plurality of DC/AC converters are provided, where each of these converters is connected to a PV module. The individual converters have their AC voltage outputs connected in parallel and each of these converters generates an AC voltage that is consistent with the power grid AC supply voltage from the DC voltage provided by the string of solar cells. The DC voltage provided by one PV module usually has an amplitude in the range of between 20V and 100V, depending on the number of cells that are connected in series within one module and depending on the technology used to implement the solar cells, while the peak voltage of the power grid AC voltage is about 155V or 325V, depending on the country. However, due to the large difference between input and output voltages these converters have a disadvantage in terms of efficiency.

According to a further approach, several DC/AC converters are connected in series, where each of these converters receives a DC supply voltage from a PV module. In this system a central control unit is employed to synchronize the individual DC/AC converters in a multi-level switching pattern. This system requires constant synchronized control of all individual units.

There is, therefore, need for a power converter circuit that is capable of efficiently transforming relatively low DC 60 supply voltages into a AC supply voltage that is consistent with a power grid voltage.

SUMMARY OF THE INVENTION

A first aspect of the invention relates to a power converter circuit. The power converter circuit includes output termi-

2

nals configured to receive an external voltage, and at least one series circuit with at least two converter units. Each converter unit includes input terminals configured to be coupled to a DC power source, and output terminals for providing an AC output current. The at least one series circuit is connected between the output terminals of the power converter circuit. The power converter circuit further includes a voltage measurement circuit connected between the output terminals of the power converter circuit and configured to provide at least one measurement signal including an information on the phase and frequency of the external AC voltage. At least one of the converter units is configured to receive the at least one measurement signal and is configured to regulate a generation of the AC output current dependent on the at least one measurement signal such that a phase difference between the AC output current and the external AC voltage assumes a given set value.

A second aspect of the invention relates to a power supply system. The power supply system includes output terminals configured to receive an external voltage, and at least one series circuit with at least two converter units. The at least two converter units each include input terminals configured to be coupled to a DC power source, and output terminals for providing an AC output current. The at least one series circuit is connected between the output terminals of the power converter circuit. The power supply system further includes at least two voltage sources, each DC voltage source coupled to the input terminals of one converter unit, and a voltage measurement circuit connected between the output terminals of the power converter circuit and configured to provide at least one measurement signal including an information on the phase and frequency of the external AC voltage. At least one of the converter units is configured to receive the at least one measurement signal, and is configured to regulate a generation of the AC output current dependent on the at least one measurement signal such that a phase difference between the AC output current and the AC output voltage assumes a given set value.

A third aspect of the invention relates to a power converter unit. The power converter unit includes input terminals configured to be coupled to a DC power source, output terminals for providing an AC output current, and a measurement input configured to receive a measurement signal including a frequency and phase information. The converter unit is configured to regulate a generation of the AC output current such that a phase difference between a phase of the AC output current and the phase as represented by the phase information assumes a given set value.

A fourth aspect of the invention relates to a method for operating a power converter circuit including output terminals configured to receive an external voltage, and at least one series circuit with at least two converter units each including input terminals configured to be coupled to a DC power source, and output terminals for providing an AC output current, the at least one series circuit connected between the output terminals of the power converter circuit. The power converter circuit further includes a voltage measurement circuit connected between the output terminals of the power converter circuit and configured to provide at least one measurement signal including an information on the phase and frequency of the external AC voltage. The method includes regulating a generation of the AC output current such that a phase difference between a phase of the AC output current and a phase as represented by the phase information assumes a given set value.

BRIEF DESCRIPTION OF THE DRAWINGS

Examples will now be explained with reference to the drawings. The drawings serve to illustrate the basic prin-

ciple, so that only aspects necessary for understanding the basic principle are illustrated. The drawings are not to scale. In the drawings the same reference characters denote like signals and circuit components.

- FIG. 1 schematically illustrates a power converter circuit 5 including a plurality of DC/AC converter units connected in series and a voltage measurement circuit;
- FIG. 2, which includes FIGS. 2A-2C, illustrates different embodiments of photovoltaic arrays, each including at least one solar cell;
- FIG. 3 schematically illustrates a power converter circuit including a plurality of DC/AC converter units connected in series and a voltage measurement circuit including a plurality of measurement units connected in series;
- embodiments of measurement units;
- FIG. 5 shows a block diagram illustrating a first embodiment of one DC/AC converter unit, including a DC/AC converter and a control circuit;
- FIG. 6 illustrates an embodiment of the DC/AC converter 20 of FIG. 5 in detail;
- FIG. 7, which includes FIGS. 7A to 7C, illustrates different embodiments of switches that may be used in the DC/AC converter of FIG. 6;
- FIG. 8 illustrates a first embodiment of the control circuit 25 of one DC/AC converter unit;
- FIG. 9 illustrates a first branch of the control circuit of FIG. 8 in detail;
- FIG. 10 illustrates a second embodiment of the control circuit of one DC/AC converter unit;
- FIG. 11 shows a block diagram illustrating a second embodiment of one converter unit, including a DC/DC converter, a maximum power point tracker, a DC/AC converter, and a control circuit;
- verter implemented as a boost converter;
- FIG. 13 schematically illustrates a control circuit of the DC/DC converter of FIG. 12;
- FIG. 14 illustrates an embodiment of the DC/DC converter implemented as a buck converter;
- FIG. 15 illustrates a further embodiment of the control circuit of one DC/AC converter;
- FIG. 16 illustrates an embodiment of the DC/DC converter implemented with two interleaved boost converter stages;
- FIG. 17 illustrates a first embodiment of a control circuit for the DC/DC converter of FIG. 16;
- FIG. 18 illustrates a second embodiment of a control circuit for the DC/DC converter of FIG. 16;
- FIG. 19 shows a block diagram illustrating a further 50 embodiment of one DC/AC converter unit including a buck converter and an unfolding bridge;
- FIG. 20 shows timing diagrams illustrating the operating principle of the DC/AC converter unit of FIG. 19;
- FIG. 21 illustrates a first embodiment of a controller 55 implemented in the DC/AC converter unit of FIG. 19;
- FIG. 22 illustrates a second embodiment of a controller implemented in the DC/AC converter unit of FIG. 19; and
- FIG. 23 illustrates an embodiment of a power converter circuit having a plurality of converter units organized in two 60 series circuits being connected in parallel.

DETAILED DESCRIPTION OF ILLUSTRATIVE **EMBODIMENTS**

In the following detailed description, reference is made to the accompanying drawings, which form a part thereof, and

in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as "top," "bottom," "front," "back," "leading," "trailing," etc., is used with reference to the orientation of the figures being described. Because components of embodiments can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be 10 utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims. It is to be FIG. 4, which includes FIGS. 4A-4D, illustrates different 15 understood that the features of the various exemplary embodiments described herein may be combined with each other, unless specifically noted otherwise.

> In the following, embodiments of the present invention will be explained in a specific context, namely in the context of converting electrical power or electrical voltages provided by a plurality of photovoltaic arrays into an AC voltage, specifically an AC power grid supply voltage. However, this is only an example. Embodiments of the invention may be employed in a wide range of applications in which a conversion of DC voltages into an AC voltage is required. Any type of DC power source may be used instead of a photovoltaic array, such as a fuel cell. It is even possible, to employ DC power source of different types, such as photovoltaic arrays and fuel cells, in one application.

FIG. 1 illustrates a first embodiment of a power converter circuit (power inverter circuit) 4 for converting a plurality of n (at least two) DC input voltages V3₁, V3₂, V3_n into one AC output voltage v1. It should be noted in this connection that throughout the drawings DC voltages and DC currents will FIG. 12 illustrates an embodiment of the DC/DC con- 35 be denoted using capital letters "V" and "I", while AC voltages and AC currents will be denoted using lowercase letters "v" and "i." The power converter circuit includes a plurality of n (at least two) converter units 2_1 , 2_2 , 2_n , with n≥2. Each of these converter units includes input terminals 21_1 , 22_1 ; 21_2 , 22_2 ; and 21_n , 22_n that are configured to be coupled to a DC power source 3_1 , 3_2 , 3_n . In FIG. 1, besides the power converter circuit 1 with the converter units 2_1 , 2_2 , $\mathbf{2}_n$ DC power sources $\mathbf{3}_1$, $\mathbf{3}_2$, $\mathbf{3}_n$ are also illustrated. These DC power sources 3_1 , 3_2 , 3_n together with the power converter 45 circuit 1 form an AC power supply system or an AC current supply system. The DC power sources 3_1 , 3_2 , 3_n are implemented as photovoltaic (PV) modules in the embodiment illustrated in FIG. 1. However employing PV modules as DC power sources is only an example. Any other type of DC power source, such as a power source including fuel cells, may be used as well. It is even possible to employ different types of DC power sources in one power supply system.

> Each of the converter units 2_1 , 2_2 , 2_n further includes output terminals 23_1 , 24_1 ; 23_2 , 24_2 ; and 23_n , 24_n . The converter units $2_1, 2_2, 2_n$ are connected in series (in cascade) between output terminals 11, 12 of the power converter circuit 1. For this, a first converter unit 2_1 has a first output terminal 23₁ coupled to a first output terminal 11 of the power converter circuit 1 and a last converter unit 2_n in the cascade has a second output terminal 24, coupled to a second output terminal 12 of the power converter circuit 1. Further, each of the first output terminals (other than output terminal 23₁) are connected to one second output terminal (other than output terminal 24_n) of another converter unit.

> The output terminals 11, 12 of the power converter circuit 1 are configured to receive a voltage v1. For example, the output terminals 11, 12 are configured to be connected to a

power grid, so that the external voltage v1 corresponds to a grid voltage or, more specifically, corresponds to one phase of the power grid. In FIG. 1, the power grid is represented by a voltage source 100 and a load Z connected in parallel with the power source 100. The voltage source 100 of the 5 power grid represents a plurality of AC voltage sources in the power grid, and load Z represents a plurality of loads connected to the power sources in the power grid. The power grid defines the AC voltage v1 between the output terminal. Since this voltage v1 is defined by an external source, such 10 as the power grid, this voltage will be referred to as external AC voltage v1 in the following.

Each of the converter units 2_1 , 2_2 , 2_n provides an AC output voltage $v2_1$, $v2_2$, $v2_n$ between its output terminals 23_1 , 24_1 , 23_2 , 24_2 , 23_n , 24_n . By having the converter units 2_1 , 15, 2_2 , 2_n connected in series, the sum of the individual AC output voltages $v2_1$, $v2_2$, $v2_n$ of the converter units 2_1 , 2_2 , 2_n corresponds to the external voltage v1 when the power converter circuit 1 is in the steady state, that is,

$$v1 = \sum_{i=1}^{n} v2_i. \tag{1}$$

Each power converter unit 2_1 , 2_2 , 2_n further includes an output capacitance C_1 , C_2 , C_n connected between the individual output terminals 23_1 , 24_1 , 23_2 , 24_2 , 23_n , 24_n and provides an output current $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$. The output current of one converter unit 2_1 , 2_2 , 2_n is the current received at a 30 circuit node common to the output capacitance C_1 , C_2 , C_n and one of the output terminals. For example, in the first converter unit 2_1 , the output current of the converter unit 2_1 is the current flowing into the circuit node at which the output capacitor C_1 is connected to the first output terminal 35 23₁. The current flowing from the first output terminal 23₁ of the first converter unit 2_1 will be referred to as converter circuit output current i 1_{OUT} . This current corresponds to the current flowing between the individual converter units 2_1 - 2_n . The output capacitances C_1 , C_2 , C_n are part of the individual 40 converter units 2_1 , 2_2 , 2_n and can be implemented in many different ways as will be explained with reference to several examples herein below.

In the steady state, the AC output currents $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$ or, more precisely, the RMS values of the AC output currents $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$, correspond to the power converter circuit output current $i\mathbf{1}_{OUT}$, or the RMS value of the output current $i\mathbf{1}_{OUT}$, respectively, so that there is very little to no RMS current into the output capacitors C_1 - C_n . However, there can be situations in which the output currents $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$ of the 50 individual converter units 2_1 , 2_2 , 2_n change and in which the output currents $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$ are mutually different until the system has settled at new (equal) output currents $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$. This is explained in further detail below.

The power converter circuit 1 further includes a voltage 55 measurement circuit 10 connected between the output terminals 11, 12 of the power converter circuit 1. The voltage measurement circuit 10 is configured to provide at least one measurement signal $S_{\nu 1}$ that includes an information on the phase and the frequency of the external AC voltage v1.

The individual converter units 2_1 , 2_2 , 2_n are each configured to receive one measurement signal S_{v1} . In the embodiment illustrated in FIG. 1, the individual converter units 2_1 , 2_2 , 2_n receive the same measurement signal S_{v1} . However, this is only an example. It is also possible to generate one 65 measurement signal for each of the converter units 2_1 , 2_2 , 2_n . An embodiment is explained with reference to FIG. 3 herein

6

below. The at least one measurement signal S_{v_1} can be transmitted to the individual converter units 2_1 , 2_2 , 2_n in different ways. Referring to FIG. 1, a signal transmission bus can be provided through which the at least one measurement signal $S_{\nu N}$ is transmitted to the individual converter units $\mathbf{2}_1$, 2_2 , 2_n . According to a further embodiment (not illustrated in FIG. 1), there is a dedicated transmission path between the voltage measurement circuit and each of the converter units 2_1 , 2_2 , 2_n . The signal transmission bus or the signal transmission paths can be implemented like conventional signal transmission buses or like conventional signal transmission paths. The signal bus or the signal paths may include level shifter or other means to transmit the at least one measurement signal from the measurement circuit 10 to the individual converter units 2_1 , 2_2 , 2_n that (due to being connected in cascade) have different reference potentials or different voltage domains.

The individual converter units 2_1 , 2_2 , 2_n each include at least one internal control loop which will be explained in ₂₀ further detail herein below. The control loop of each converter unit $2_1, 2_2, 2_n$ is configured to have each converter unit $2_1, 2_2, 2_n$ generate the corresponding output current i 1_1 , i 1_2 , $i1_n$ such that there is a given phase difference between the phase as represented by the at least one measurement signal S_{v1} , and which corresponds to the phase of the external AC voltage v1, and the phase of its AC output current i $\mathbf{1}_1$, i $\mathbf{1}_2$, $i1_n$. According to one embodiment, the individual output currents $i\mathbf{1}_1$, $i\mathbf{1}_2$, $i\mathbf{1}_n$ are generated to be in phase with the external AC voltage v1, so that the phase difference is zero. According to another embodiment, the phase difference is not zero. When setting the difference to a value other than zero, reactive power is fed into the power grid. This may help to stabilize the external AC voltage, which is, e.g., a power grid.

In FIG. 1, same features of the DC voltage sources $\mathbf{3}_1$, $\mathbf{3}_2$, 3_n have the same reference characters, where the reference characters of the individual DC voltage sources $\mathbf{3}_1, \mathbf{3}_2, \mathbf{3}_n$ can be distinguished from each other by subscript indices "1", "2", "n". Equivalently, same features of the converter units 2_1 , 2_2 , 2_n have the same reference characters that can be distinguished by subscript indices, "1" for the first converter unit $\mathbf{2}_1$, "2" for the second converter unit $\mathbf{2}_2$ and "n" for the n-th converter unit 2_n . In the following, when explanations equivalently apply to each of the DC power sources $\mathbf{3}_1$, $\mathbf{3}_2$, 3_n or to each of the converter units 2_1 , 2_2 , 2_n , reference characters will be used without indices. In the following, reference character 2, for example, represents an arbitrary one of the converter units, reference character 23 represents a first output terminal of an arbitrary one of the converter units, reference character i1 denotes the output current of an arbitrary converter unit 2, reference character denotes the output capacitance C of an arbitrary converter unit 2, and so on.

The power converter of FIG. 1 includes n=3 converter units 2. However, having n=3 converter units is only an example. Any number of n converter units 2, wherein n>1, can be connected in series to form the power converter circuit 1.

Besides the internal control loops of the converter units 2
the power converter circuit 1 does not require an outer control loop connected to the individual converter units 2 and/or additional communication paths between the individual converter units 2, when the power converter circuit 1 is in the steady state. When the power converter circuit 1 is in the steady state the system can be defined by equation (1) and one further equation for each of the converter units 2:

$$v2_{RMS}\cdot i1_{RMS} = V3\cdot I3 \tag{2},$$

where $v2_{RMS}$ denotes the RMS (route mean square) value of the output voltage v2 of one converter units 2, $i1_{RMS}$ denotes the RMS value of the output current i1 of one converter unit, v3 denotes the input voltage and v3 denotes the input current of the converter unit v3. It should be noted that (very low) 5 losses may occur in each converter unit v3. For the sake of simplicity, these losses are not considered in equation (2). In the steady state, the RMS values of the individual output currents v3 are equal and correspond to the RMS value of the power converter circuit output current v3 in that is: 10

$$i1_{RMS} = i1_{OUT\text{-}RMS} \tag{3}$$

Since equations (2) and (3) are valid for each of the individual converter units, there are n equations, each of these equations describing the relationship between the input 15 power and the average output power of each of the converter units 2, where the input power Pin is given as:

$$Pin=V3\cdot I3$$
 (4),

and the output power Pout is given as:

$$Pout=v2_{RMS}\cdot i1_{RMS}$$
 (5)

The input power Pin of each of the individual converter units 2 and the input voltage V3 and the input current I3, respectively, are external parameters given by the individual 25 DC power sources 3. The external AC voltage v1 between the output terminals 11, 12 is defined by the power grid.

Thus, there are n+1 variables in the power converter circuit 1, namely the n output voltages v2 of the individual converter units 2 and the (equal) output currents i1. How- 30 ever, referring to equations (1) and (2) the system is defined by n+1 equations, so that each of the n+1 variables is determined when the system is in its steady state. Besides having each of the converters 2 generate its AC output current i1 such that there is a given phase difference (such 35 as zero) between the AC output current i1 and the external AC voltage no additional control or regulation mechanism is required. When the output currents i1 of the individual converter units 2 are in phase with the external AC voltage v1 the real output power of each converter unit equals the 40 apparent output power, so that the reactive output power is zero. The individual converter units 2 control their output currents i1 dependent on the phase information as represented by the at least one measurement signal $S_{i,j}$ and control their output current such that the input power 45 received at the input terminals 21, 22 equals the output power at the output terminals 23, 24.

The DC power sources 3 implemented as PV arrays are only schematically illustrated in FIG. 1. These PV arrays each include at least one solar cell. Some exemplary 50 embodiments of PV arrays including at least one solar cell are illustrated in FIGS. 2A to 2C. FIG. 2A illustrates a first embodiment. In this embodiment, the PV array 3 includes only one solar cell 31. Referring to a further embodiment illustrated in FIG. 2B, one PV array 3 includes a string of m solar cells 31, 3m wherein m>1, connected in series. According to yet another embodiment illustrated in FIG. 2C, p strings of solar cells are connected in parallel, wherein p>1. Each of the strings includes m solar cells 31_1 , $3m_1$, 31_p , $3m_p$. However, the embodiments illustrated in FIGS. 2A to 2C are only exemplary. Many other solar cell arrangements may be used as well as a DC source 3.

FIG. 3 illustrates an embodiment of a power converter circuit that includes a voltage measurement circuit 10 with a plurality of measurement units 10_1 , 10_2 , 10_n . The indi- 65 vidual measurement units 10_1 , 10_2 , 10_n are connected in series between the output terminals 11, 12. For simplicity of

8

the illustration, the output capacitances (C_1 - C_n in FIG. 1) are not illustrated in FIG. 3. The plurality of measurement units 10_1 , 10_2 , 10_n forms a voltage divider, wherein a voltage drop $v1_1$, $v1_2$, $v1_n$ across each of the measurement units 10_1 , 10_2 , 10_n is a function of the external AC voltage v1 and includes an information on the frequency and the phase of the external AC voltage v1. In this embodiment, each converter unit 2_1 , 2_2 , 2_n has a measurement input with two input terminals 25_1 , 26_1 , 25_2 , 26_2 , 25_n , 26_n , and each converter unit 2_1 , 2_2 , 2_n has the measurement input terminals coupled to one measurement unit 101, 102, 10n, so as to receive one measurement voltage $v1_1$, $v1_2$, $v1_n$ as the measurement signal.

In the embodiment illustrated in FIG. 3, the number of measurement units $\mathbf{10}_1$, $\mathbf{10}_2$, $\mathbf{10}_n$ corresponds to the number of converter units $\mathbf{2}_1$, $\mathbf{2}_2$, $\mathbf{2}_n$, so that each measurement unit $\mathbf{10}_1$, $\mathbf{10}_2$, $\mathbf{10}_n$ is associated with one converter unit $\mathbf{2}_1$, $\mathbf{2}_2$, $\mathbf{2}_n$. However, this is only an example. According to a further embodiment (not illustrated) the measurement voltage provided by one measurement unit is received by two or more converter units.

The individual measurement units 10_1 , 10_2 , 10_n can be implemented in many different ways. Some examples are explained with reference to FIGS. 4A to 4D below. In these FIGS. 4A to 4D, reference character 10_i denotes an arbitrary one of the measurement units 10_1 , 10_2 , 10_n illustrated in FIG. 3.

Referring to FIG. 4A, one measurement unit $\mathbf{10}_i$ may include a resistor $\mathbf{10}_1$ connected between the terminals of the measurement unit $\mathbf{10}_i$ that serve to connect the individual measurement units $(\mathbf{10}_1 - \mathbf{10}_n)$ in FIG. 3) in series and that serve to couple the individual measurement units to the converter units $(\mathbf{2}_1 - \mathbf{2}_n)$ in FIG. 3). According to one embodiment, the resistances of the resistors $\mathbf{10}_1$ in the individual measurement units $\mathbf{10}_i$ are equal or at least approximately equal. In this case, the absolute values of the measurement voltages $\mathbf{v1}_i$ provided by the individual measurement units $\mathbf{10}_i$ are equal. In a measurement circuit $\mathbf{10}$ that includes measurement units $\mathbf{10}_i$ implemented with a resistor $\mathbf{10}_1$, the individual measurement voltages $\mathbf{v1}_i$ are proportional to the output voltage $\mathbf{v1}$.

In a measurement circuit 10 with measurement units 10_i including resistors, the individual measurement units 10_i form a resistive voltage divider. Referring to a further embodiment illustrated in FIG. 4B, the individual measurement units 10_i each include a capacitor 102 instead of a resistor. In this case, the individual measurement units 10_i form a capacitive voltage divider between the output terminals 11, 12.

Referring to FIG. 4C, that illustrates a further embodiment, each measurement unit $\mathbf{10}_i$ can be implemented with a parallel circuit including a resistor $\mathbf{101}$ and a capacitor $\mathbf{102}$.

Referring to FIG. 4D, that illustrates yet another embodiment of one measurement unit 10_i , each measurement unit or at least some of the measurement units can be implemented with a voltage divider having a first voltage divider 101 and a second voltage divider element 103. These voltage divider elements are implemented as resistors in the embodiment according to FIG. 4D. However, these voltage divider elements 101, 103 could also be implemented as capacitors or as combinations with at least one resistor and at least one capacitor. In this embodiment, the measurement voltage $v1_i$ is not the voltage across the measurement unit 10_i , but is the voltage across the first voltage divider element 101, so that the measurement voltage $v1_i$ is a fraction of the voltage across the measurement unit 10_i .

FIG. 5 illustrates a first embodiment of a converter unit 2 for converting the DC input voltage provided by one DC source (not shown in FIG. 3) into an AC output voltage v2. The converter unit 2 includes a DC/AC converter 4 connected between the input terminals 21, 22 and the output 5 terminals 23, 24. The DC/AC converter 4 receives the DC voltage V3 provided by the DC power source as an input voltage and the DC supply current I3 of the DC power source as an input current. The DC/AC converter 4 further receives a reference signal S_{REF} , which may be an alternating signal having a frequency and a phase. The DC/AC converter 4 is configured to generate the AC output current i1 dependent on the reference signal S_{REF} such that a frequency and a phase of the output current i1 correspond to a frequency and a phase, respectively, of the measurement 15 signal S_{v1}. The DC/AC converter 4 can be implemented like a conventional DC/AC converter that is configured to generate an output current in phase with an alternating reference signal. Such DC/AC converters are commonly known.

It should be noted that each of the DC/AC converter units 20 $\mathbf{2}_1$, $\mathbf{2}_2$, $\mathbf{2}_n$ controls its output current i1 to have a phase and frequency that is dependent on the at least one measurement signal S_{v1} .

The reference signal S_{REF} is generated by a control circuit 5 dependent on the measurement signal S_{v1} and an output 25 current signal S_{i1} . The measurement signal S_{v1} is either the measurement signal S_{v1} explained with reference to FIG. 1, one of the measurement voltages v1, explained with reference to FIG. 3, or a scaled version or a fraction thereof. The output current signal S_{i1} represents the output current i1, i.e., 30 the output current signal S_{i1} is dependent on the output current i1. According to one embodiment, the output current signal S_{i1} is a scaled version of the output current i1. The output current signal S_{i1} can be generated in a conventional manner from the output current i1 using a current measure- 35 ment circuit (not illustrated). The output current signal S_{i1} is generated for each of the converter units (2_1-2_n) individually by detecting the respective output current of each converter unit. Referring to FIG. 5, the output current i1 of the illustrated converter unit 2 is the current received at the 40 circuit node common to the first output terminal 23 and the output capacitance C.

The control circuit 5, which will also be referred to as controller in the following, generates the reference signal S_{REF} dependent on the measurement signal S_{v1} and the output current signal S_{i1} such that the output current, when generated in correspondence with the reference signal S_{REF} , is in phase with the external AC voltage v1 or has a given phase shift relative to the external AC voltage v1. It should be noted that, since the external AC voltage v1 the output current i1 are alternating signals, the measurement signal S_{v1} which the controller 5 are part of a control loop that controls the output current i1 to be in phase with the external AC voltage v1 or 55 half-cycles. Two poss

Although a conventional DC/AC converter may be used in the converter unit 2 as the DC/AC converter 4 connected between the input terminals 21, 22 and the output terminals 23, 24, one example of a DC/AC converter 4 will be 60 explained in detail with reference to FIG. 6, in order to ease understanding of embodiments of the invention.

The DC/AC converter 4 illustrated in FIG. 6 is a full-bridge (H4) converter with two half-bridge circuits each connected between the input terminals 21, 22. Each of these 65 half-bridge circuits includes two switches each having a load path and a control terminal. The load paths of the two

10

switches of one half-bridge circuit are connected in series between the input terminals 21, 22, where a first switch 42₁ and a second switch 42, form the first half-bridge, and a third switch 42_3 and a fourth switch 42_4 form the second halfbridge. Each of the half-bridges includes an output, where an output of the first half-bridge is formed by a circuit node common to the load paths of the first and second switch 42_1 , **42**₂. An output of the second half-bridge is formed by a circuit node common to the load paths of the third and fourth switches 42₃, 42₄. The output of the first half-bridge is coupled to the first output terminal 23 of the converter unit 2 via a first inductive element 44₁, such as a choke. The output terminal of the second half-bridge is coupled to the second output terminal 24 of the converter unit 2 via a second inductive element 44₂, such as a choke. According to a further embodiment (not illustrated) only one of the first and second inductive elements 44, 44₂ is employed. The converter 4 further includes an input capacitance 41, such as a capacitance, connected between the input terminals 21, 22, and the output capacitance C connected between the output terminals 23, 24.

Each of the switches 42₁, 42₂, 42₃, 42₄ receives a control signal S42₁, S42₂, S42₃, S42₄ at its control terminal. These control signals S42₁-S42₄ are provided by a drive circuit 45 dependent on the reference signals S_{REF} received from the controller 5. The drive signal S42₁-S42₄ are pulse-width modulated (PWM) drive signals configured to switch the corresponding switch 42_1 - 42_4 on and off. It should be noted that a switching frequency of the PWM signals S42₁-S42₄ is significantly higher than a frequency of the alternating reference signal S_{REF} . The reference signal SREF may be a sinusoidal signal with a frequency of 50 Hz or 60 Hz, depending on the country in which the power grid is implemented, while the switching frequency of the individual switches 42_1 - 42_4 may be in the range of several kHz up to several 10 kHz, or even up to several 100 kHz. The drive circuit 45 is configured to individually adjust the duty cycle of each of the drive signals S42₁-S42₄ between 0 and 1 in order to have the waveform of the output current i1 follow the waveform of the reference signal S_{REF} . When the duty cycle of one drive signal is 0, the corresponding switch is permanently switched off, and when the duty cycle of one drive signal is 1, the corresponding switch is permanently switched on. The duty cycle of a drive signal is the relationship between the time period for which the drive signal switches the corresponding switch and the duration of one switching cycle. The duration of one switching cycle is the reciprocal of the switching frequency.

Referring to what has been explained before, the output current i1 is an AC current with a positive half-cycle in which the output current is positive, and with a negative half-cycle in which the output current i1 is negative. The time behavior of the output current i1 is dependent on the reference signal S_{REF} which also has positive and negative half-cycles.

Two possible operating principles of the converter 4 will briefly be explained. First, it is assumed that a positive half-cycle of the output current i1 is to be generated. According to a first operating principle, which is known as bipolar switching or 2-level switching, the first and fourth switches 42₁, 42₄ are switched on and off synchronously, while the second and third switches 42₂, 42₃ are permanently switched off. During an on-phase of the first and fourth switches 42₁, 42₄ an output current i1 is forced through the choke(s) 44₁, 44₂ that is dependent on the voltage difference between the input voltage V3 across the input capacitance 41 and the output voltage v2, where the output voltage v2 is

defined by the power grid voltage v_N . The switches 42_1-42_4 each include a freewheeling element, such as a diode, that is also illustrated in FIG. 4. The freewheeling elements of the second and third switches 42₂, 42₃ take the current flowing through the choke(s) 44_1 , 44_2 when the first and fourth 5 switches 42₁, 42₄ are switched off. In this method, the amplitude of the output current i1 can be adjusted through the duty cycle of the synchronous switching operation of the first and fourth switches 42_1 , 42_4 . When the switching frequency of the switches 42_1 , 42_4 is much higher than the 10 desired frequency of the output current, amplitude, frequency and phase of the AC output current i1 can be adjusted dependent on the reference signal S_{REF} through the duty cycle of the synchronous switching operation of the first and fourth switches 42₁, 42₄. During the negative 15 half-cycle the second and third switches 42, 42, are switched on and off synchronously, while the first and fourth switches 42₁, 42₄ are permanently off, so that the body diodes of these first and fourth switches 42₁, 42₄ are conducting. Alternatively, the switches 42₁, 42₄ are switched 20 (with short dead times) when their body diodes are forward biased, so as to be operated as synchronous rectifiers.

According to a second operating principle, which is known as phase chopping or 3-level switching, the first switch 42₁ is permanently switched on during the positive 25 half cycle of the output voltage v2, the second and third switches 42₂, 42₃ are permanently off, and the fourth switch 42_{4} is switched on and off in a clocked fashion. During an on-phase of the first and fourth switches 42_1 , 42_4 an output current i1 is forced through the choke(s) 44₁, 44₂ that is 30 dependent on voltage difference between the input voltage V3 across the input capacitance 41 and the output voltage v2, where the output voltage v2 is defined by the power grid voltage vN. During an off-phase of the fourth switch 42_{4} a freewheeling path is offered by the freewheeling element of 35 switch 42₃ and the switched-on first switch 42₁ thus enabling a zero volt state across the output chokes. In this method, the amplitude of the output current i1 can be adjusted through the duty cycle of the switching operation of the first and fourth switch 42₁, 42₄. During the negative half-cycle the 40 first and fourth switches 42_1 , 42_4 are permanently switched off, the second switch 42₂ is permanently switched on, and the third switch 42₃ is switched on and off in a clocked fashion.

In order to control an instantaneous amplitude of the 45 output current i1 during the positive half-cycle, the drive circuit 45 varies the duty cycle of the at least one switch that is switched on and off in a clocked fashion. The duty cycle of the at least one clocked switch and the duty cycle of its drive signal, respectively, is increased in order to increase 50 the amplitude of the output current i1 and is decreased in order to decrease the amplitude of the output current i1. This duty cycle is dependent on the instantaneous amplitude of the reference signal S_{REF} .

tional electronic switches. Referring to FIG. 7A, which illustrates a first embodiment for implementing the switches, the switches may be implemented as MOSFETs, specifically as n-type MOSFETs. Electronic switch 42 in FIG. 7A represents an arbitrary one of the switches 42₁-42₄. A 60 MOSFET, such as the n-type MOSFET illustrated in FIG. 7A has an integrated diode that is also illustrated in FIG. 7A. This diode is known as body diode and may act as a freewheeling element. A drain-source path, which is a path between a drain terminal and a source terminal, forms a load 65 path of a MOSFET, and a gate terminal forms a control terminal.

Referring to FIG. 7B, the switches 42₁-42₄ could also be implemented as IGBTs, where additionally a diode may be connected between a collector and an emitter terminal of the IGBT. This diode acts as a freewheeling element. In an IGBT, the load path runs between the emitter and the collector terminal, and the gate terminal forms a control terminal.

According to a further embodiment, two of the four switches, such as the first and third transistors 42_1 , 42_3 are implemented as SCR Thyristors, while the other two switches are implemented as MOSFET.

According to yet another embodiment, illustrated in FIG. 7C, the switches 42_1 - 42_4 can be implemented as GaN-HEMTs (Gallium-Nitride High Electron Mobility Transistors). Unlike a conventional (silicon or silicon carbide) MOSFET a GaN-HEMT does not include an integrated body diode. In a GaN-HEMT, a current conduction in a reverse direction (corresponding to the forward direction of a body diode in a conventional MOSFET) can be obtained through a substrate biased turn-on. When implementing the switches in GaN technology, all switches of one converter unit can be implemented on a common semiconductor substrate.

FIG. 8 schematically illustrates an embodiment of the controller 5 that generates the reference signal S_{REF} dependent on the measurement signal S_{v1} and the output current signal S_{i1} . FIG. 8 shows a block diagram of the controller 5 in order to illustrate its operating principle. It should be noted that the block diagram illustrated in FIG. 8 merely serves to illustrate the functionality of the controller 5 rather than its implementation. The individual function blocks, that will be explained in further detail below, may be implemented using a conventional technology that is suitable to implement a controller. Specifically, the function blocks of the controller 5 may be implemented as analog circuits, digital circuits, or may be implemented using hardware and software, such as a microcontroller on which a specific software is running in order to implement the functionality of the controller 5.

Referring to FIG. 8, the controller 5 includes a phase locked loop (PLL) **51** that provides a frequency and phase signal S_{ot} representing the frequency and the phase of the measurement signal S_{v1} . The PLL **51** receives the measurement signal S_{v_1} . The frequency and phase signal provided by the PLL **51** is received by a signal generator **52**, such as a VCO, that generates a sinusoidal signal S_{i1-REF} being in phase with the measurement signal Sv1 and forming a reference signal for the output current i1 of the converter unit **2**.

Referring to FIG. 8, the controller further receives the output current signal S_{i1} and calculates an error signal by subtracting the output current signal S_{i1} from the output current reference signal S_{i1-REF} . The subtraction operation is performed by a subtractor receiving the output current The switches 42_1 - 42_4 may be implemented as conven- 55 measurement signal S_{i1-REF} and the output current signal S_{i1} at input terminals and providing the error signal at an output terminal. The error signal, which is also a sinusoidal signal is filtered in a filter 53 connected downstream the subtractor **54**. The reference signal S_{REF} is a filtered version of the error signal available at the output of the filter 53. The filter is, e.g., a proportional (P) filter.

> Optionally, a phase signal S_{ϕ} is added to the output signal of the PLL 51 before generating the sinusoidal reference signal S_{i1-REF} . In this embodiment the reference signal S_{i1-REF} and, therefore, the output current i1, has a phase relative to the measurement signal S_{v1} , with the phase shift being defined by the phase signal S_{ϕ} .

FIG. 9 illustrates an embodiment of the PLL 51 of FIG. 6. This PLL includes a VCO 511 that receives the frequency and phase signal $S_{\omega t}$ and generates an oscillating signal with a frequency and phase dependent on the frequency and phase signal $S_{\omega t}$. This oscillating signal is multiplied with 5 the measurement signal $S_{\nu 1}$ using a multiplier. An output signal of the multiplier is filtered using a low-pass filter 513 and PID filter 514 connected downstream the low-pass filter. Instead of a PID-filter a PI-filter may be used as well. The output signal of the filter 514 is multiplied with 1/s in the 10 frequency domain, where the result of this multiplication is the frequency and phase signal $S_{\omega t}$.

FIG. 10 illustrates a further embodiment of the controller 5. In this embodiment, a second PLL 51' receives the output current signal S_{i1} and calculates a further frequency and phase signal representing frequency and phase of the output current signal S_{i1} . The further frequency and phase signal is subtracted from the frequency and phase signal S_{ox} representing frequency and phase of the measurement signal S_{v1} and (and, optionally, the phase shift S_{ϕ}) using a subtractor 54, so as to provide an error signal. The error signal is filtered using a filter 53 and a signal generator 52, such as a VCO, receives the error signal and generates a sinusoidal reference signal with frequency and phase defined by the filtered error signal. In this embodiment, the filter 53 can be implemented as a PI-filter.

FIG. 11 illustrates a further embodiment of one converter unit 2. This converter unit besides the DC/AC converter 4 and the controller 5 includes a DC/DC converter 6 connected between the input terminals 21, 22, and the DC/AC 30 converter 4. The DC/AC converter 4 may be implemented as explained with reference to FIGS. 6 to 10 with the difference that the DC/AC converter 4 of FIG. 11 receives a DC input voltage V6 from the DC/DC converter 6 instead of the input voltage V3 of the converter unit 2. A capacitor 60 connected 35 between the terminals 61, 62 may represent an output capacitor of the DC/DC converter 6 or an input capacitor 41 of the DC/AC converter 4, or both. This capacitor 60 can be referred to as DC link capacitor.

The DC/DC converter **6** is configured to adjust the input voltage V3 or the input current I3 to a voltage or current value, respectively, that is dependent on a reference signal S_{REF-V3} received by the DC/DC converter **6**. For explanation purposes it is assumed that the DC/DC converter **6** adjusts the input voltage V3 dependent on the reference signal S_{REF-V3} . Adjusting the input voltage V3 of the converter unit **2** may help to operate the DC power source **3** connected to the input terminals **21**, **22**, in an optimum operating point. This will be explained in the following.

A solar cell and, therefore, a PV module including several solar cells, acts like a power generator providing a DC output voltage and a DC output current when it is exposed to sunlight. For a given light power received by the PV array there is a range of output currents and a range of corresponding output voltages at which the PV array can be 55 operated. However, there is only one output current and one corresponding output voltage at which the electric power provided by the PV array has its maximum. The output current and the output voltage at which the output power assumes its maximum define the maximum power point 60 (MPP). The MPP varies dependent on the light power received by the array and dependent on the temperature.

Referring to FIG. 11, the converter unit 2 further includes a maximum power point tracker (MPPT) 7 that is configured to provide the reference signal S_{REF-V3} such that DC/DC 65 converter 6 adjusts the input voltage such that the DC power source 3 is operated in its MPP. The MPPT 7 receives an

14

input current signal S_{I3} that represents the input current I3 provided by the DC power source 3 (illustrated in dashed lines in FIG. 9), and an input voltage signal S_{V3} that represents the input voltage V3 provided by the DC power source 3. From the input current signal S_{I3} and the input voltage signal S_{V3} the MPPT 7 calculates the instantaneous input power provided by the DC source 3. The input voltage signal S_{V3} can be obtained from the input voltage V3 in a conventional manner by, for example, using a voltage measurement circuit. Equivalently, the input current signal S_{I3} can be obtained from the input current I3 in a conventional manner using, for example, a current measurement circuit. Those voltage measurement circuits and current measurement circuits are commonly known and are not illustrated in FIG. 11.

The basic operating principle of the MPPT 7 in order to find the MPP is to vary the reference signal S_{REF-V3} within a given signal range and to determine the input power provided by the DC power source 3 for each of the input voltages V3 defined by the different reference signals S_{REF-V3} . The MPPT 7 is further configured to detect the input voltage V3 for which the maximum input power has been obtained, and to finally set the reference signal S_{REF-V3} to that value for which the maximum input power has been detected.

Since the solar energy received by the PV array 3 may vary, the MPPT 7 is further configured to check whether the DC power source 3 is still operated in its maximum power point either regularly or when there is an indication that the maximum power point might have changed. An indication that the maximum power point might have changed is, for example, when the input current I3 represented by the input current signal S_{13} changes without the reference signal S_{REF-V3} having changed. The regular check or the eventdriven check of the MPPT 7 whether the DC power source 3 is still operated in its maximum power point, may include the same algorithm that has been explained before for detecting the maximum power point for the first time. Conventional algorithms for detecting the maximum power point that can be implemented in the MPPT 7 include, for example, a "hill climbing algorithm" or a "perturb-andobserve algorithm".

The DC/DC converter 6 can be implemented like a conventional DC/DC converter. A first embodiment of a DC/DC converter 6 that can be used in the converter unit 2 is illustrated in FIG. 12. The DC/DC converter 6 illustrated in FIG. 12 is implemented as a boost converter. This type of converter includes a series circuit with an inductive storage element 64, such as a choke, and a switch 65 between the input terminals of the DC/DC converter 6, where the input terminals of the DC/DC converter 6 correspond to the input terminals 21, 22 of the converter unit 2. Further, a rectifier element 66, such as a diode, is connected between a circuit node common to the inductive storage element 64 and the switch 65 and a first output terminal 61 of the DC/DC converter 6. A second output terminal 62 of the DC/DC converter 6 is connected to the second input terminal 22. An output voltage V6 of the DC/DC converter is available between the output terminals 61, 62. Referring to FIG. 12, the DC/DC converter 6 may further include a first capacitive storage element 63, such as a capacitor, between the input terminals 21, 22, and a second capacitive storage element 68, such as a capacitor, between the output terminals 61, 62. The second capacitive storage element **68** acts as an energy storage that is necessary when generating the AC output current i1 from the DC voltage V6 available at the output of the DC/DC converter **6**.

The switch 65 can be implemented as a conventional electronic switch, such as a MOSFET or an IGBT. Further, the rectifying element 66 could be implemented as a synchronous rectifier, which is a rectifier implemented using an electronic switch, such as a MOSFET or an IGBT. According to a further embodiment, the switch 65 is implemented as GaN-HEMT.

The DC/DC converter 6 further includes a control circuit (controller) 67 for generating a drive signal S65 for the switch 65. This drive signal S65 is a pulse-width modulated 10 (PWM) drive signal. The PWM controller 67 is configured to adjust the duty cycle of this drive signal S65 such that the input voltage V3 corresponds to the desired input voltage as represented by the reference signal S_{REF-V3} . For this, the control circuit 67 receives the reference signal S_{REF-V3} and 15 the input voltage signal $S_{\nu 3}$ that represents the input voltage V3.

A first embodiment of the PWM control circuit 67 is illustrated in FIG. 13. Like in FIG. 8 (which illustrates an embodiment of the controller 5) in FIG. 11 functional blocks 20 of the controller 67 are illustrated. These functional blocks can be implemented as analog circuits, as digital circuits or can be implemented using hardware and software. Referring to FIG. 13, the control circuit 67 calculates an error signal S_{ERR} from the input voltage signal S_{V3} and the reference 25 signal S_{REF-V3} . The error signal S_{ERR} is calculated by either subtracting the input voltage signal $S_{\nu 3}$ from the reference signal S_{REF-V3} (as illustrated) or by subtracting the reference signal S_{REF-V3} from the input voltage signal S_{V3} . The error signal S_{ERR} is provided by a subtraction element 671 that 30 receives the input voltage signal $S_{\nu 3}$ and the reference signal S_{REF-V3} .

The error signal S_{ERR} is received by a filter 672 that generates a duty cycle signal S_{DC} from the error signal S_{ERR} . The duty cycle signal S_{DC} represents the duty cycle of the 35 drive signal S65 provided by the control circuit 67. The filter 672 can be a conventional filter for generating a duty cycle signal S_{DC} from an error signal S_{ERR} in a PWM controller of a DC/DC converter, such as a P-filter, a PI-filter, or a PID-filter.

A PWM driver 673 receives the duty cycle signal S_{DC} and a clock signal CLK and generates the drive signal S65 as a PWM signal having a switching frequency as defined by the clock signal CLK and a duty cycle as defined by the duty cycle signal S_{DC} . This driver 673 can be a conventional 45 PWM driver that is configured to generate a PWM drive signal based on a clock signal and a duty cycle information. Such drivers are commonly known, so that no further information are required in this regard.

The basic control principle of the controller 67 of FIG. 12 50 will briefly be explained. Assume that the input voltage V3 has been adjusted to a given value represented by the reference signal S_{REF-V3} and that the reference signal S_{REF-V3} v₃ changes, so that the input voltage V₃ has to be readjusted. For explanation purposes it is assumed that the 55 input voltage V3 is to be increased as defined by the reference signal S_{REF-V3} . In this case the control circuit 67 reduces the duty cycle of the drive signal S65. Reducing the duty cycle of the drive signal S65 results in a decreasing rent I3, at a given power provided by the DC power source 3 results in an increasing input voltage V3. Equivalently, the duty cycle is increased when the input voltage V3 is to be decreased. An increase in the duty cycle results in an increase of the input current I3.

The boost converter according to FIG. 12 does not only provide a load to the DC power source 3 in order to operate **16**

the DC power source 3 in its maximum power point. This boost converter also generates an output voltage V6 received by the DC/AC converter 4 (see FIG. 11) that is higher than the input voltage V3. Further, the boost converter is implemented such that the output voltage V6 is higher than a peak voltage of the output voltage v2 of the DC/AC converter, but lower than a voltage blocking capability of the switches (see 42₁-42₄ in FIG. 6) implemented in the DC/AC converter.

Referring to FIG. 14, the DC/DC converter 6 may also be implemented as a buck converter. This buck converter includes a series circuit with an inductive storage element **64**, such as a choke, and a switch **65** between the first input terminal 21 and the first output terminal 61. A freewheeling element 66, such as a diode, is connected between the second output terminal 62 and a circuit node common to the inductive storage element **64** and the switch **65**. A capacitive storage element 63, such as a capacitor, is connected between the input terminals 21, 22.

Like in the boost converter of FIG. 12, the switch 65 in the buck converter of FIG. 14 can be implemented as a conventional electronic switch, such as a MOSFET or an IGBT, or could be implemented as a GaN-HEMT. Further, the freewheeling element 66 could be implemented as a synchronous rectifier.

Like in the boost converter according to FIG. 12, the switch 65 in the buck converter according to FIG. 14 is driven by a PWM drive signal S65 provided by a control circuit 67. The control circuit 67 may be implemented as illustrated in FIG. 13. The operating principle of the control circuit 67 in the buck converter of FIG. 14 is the same as in the boost converter of FIG. 12, i.e., the duty cycle of the drive signal S65 is increased when the input voltage V3 is to be decreased, and the duty cycle is decreased, when the input voltage V3 is to be increased.

It should be noted that implementing the DC/DC converter 6 as a boost converter (see FIG. 12) or as a buck converter (see FIG. 14) is only an example. The DC/DC converter 6 could also be implemented as a buck-boost converter, a boost-buck-converter, a flyback converter, and 40 so on. Whether a boost converter or a buck converter is used as a DC/DC converter for tracking the maximum power point of the DC power source 3 and for providing the input voltage V6 to the DC/AC converter 4, influences the number of converter units 2 to be connected in series in order for the sum of the output voltages v2 of the converter units 2 to correspond to the external AC voltage v1. This will be explained by the way of an example in the following.

Assume that there is an external AC voltage v1 with $240V_{RMS}$ is desired. The peak voltage (maximum amplitude) of this voltage v1 is 338V (240V·sqrt(2), where sqrt is the square root). Further assume that the DC power sources 3 are PV arrays each providing an output voltage between 24V and 28V when exposed to sunlight. The DC/AC converter 4 has a buck characteristic, which means that the peak value of the output voltage v2 (see FIG. 4) is less than the received DC input voltage V3 or V6, respectively. Thus, when buck converters are employed as DC/DC converters 6 in the converter units 2 or when no DC/DC converters are used, at least 15 converter units 2 with PV panels connected thereto (average) input current I3, where decreasing the input cur- 60 need to be connected in series. This is based on the assumption that each PV array generates a minimum voltage of V3=24V and that a peak voltage of the external AC voltage v1 is 338V. The number of 15 is obtained by simply dividing 338V through 24V (338V/24V=14.08) and rounding the 65 result to the next highest integer.

When, however, a boost converter is used as the DC/DC converter 6 that, for example, generates an output voltage

V6=60V from the input voltage V3 (which is between 24V and 28V) the number of converter units 2 to be connected in series may be reduced to about 6.

In the DC/AC converter 4 illustrated in FIG. 11, the output voltage V6 of the DC/DC converter 6 may vary dependent 5 on the input power received at the input terminals 21, 22 from the DC power source 3 and dependent on the output current i1 or, more exactly, dependent on the average of the output current i1. According to a further embodiment illustrated in FIG. 15, the control circuit 5 is further configured 10 to control the input voltage of the DC/AC converter 4 and the output voltage of the DC/DC converter 6, respectively. For this, the control circuit 5 receives an input voltage signal S_{V6} that represents the input voltage V6. The control circuit 5 is configured to adjust the input voltage V6 by varying the 15 duty cycle of those switches in the DC/AC converter 4 that are driven in a clocked fashion. The input voltage can be increased by generally decreasing the duty cycle and can be decreased by generally increasing the duty cycle. For this, the control circuit 5 includes a further control loop, where 20 this control loop is slower than the control loop that causes the output current i1 to follow the reference signal S_{REF} . This control loop is, for example configured to cause variations of the duty cycle at a frequency of between 1 Hz and 10 Hz.

The control circuit 5 of FIG. 15 is based on the control circuit illustrated in FIG. 8 and additionally includes a further control loop that serves to adjust the amplitude of the output current reference signal S_{i1-REF} dependent on the input voltage signal $S_{\nu 6}$. Instead of the control loop illus- 30 trated in FIG. 8, the control circuit according to FIG. 15 could also be implemented based on the control circuit of FIG. 10. Referring to FIG. 15, the control loop includes a further subtraction element **56**, a filter **55**, and a multiplier **57**. The subtraction element **56** receives the input voltage 35 signal S_{V6} and a reference signal S_{V6-REF} that represents a set value of the input voltage V6. The subtraction element 56 generates a further error signal based on a difference between the input voltage signal $S_{\nu 6}$ and the reference signal S_{V6-REF} . The filter 55 receives the further error signal and 40 generates an amplitude signal S_{AMPL} representing an amplitude of the reference signal S_{REF} from the further error signal. The filter may have a P-characteristic, an I-characteristic, a PI-characteristic, or a PID-characteristic. The amplitude signal S_{AMPL} and the output signal of the VCO **52** 45 are received by the multiplier 57 that provides the output current reference signal S_{i1-REF} . The output current reference signal S_{i1-REF} has an amplitude that is dependent on the input voltage V6 and that serves to control the input voltage V6 of the DC/AC converter (4 in FIG. 11), and a frequency 50 and phase of the output current i1. The frequency and the phase of the reference signal S_{REF} are dependent on the at least one measurement signal S_{ν_1} and the output current signal S_{i1} and serve to adjust frequency and phase of the output current i1 such that there is a given phase difference 55 between the output current and the output voltage.

The input voltage reference signal S_{V6-REF} may have a fixed value that is, selected such that the input voltage V6 is sufficiently below the voltage blocking capability of also possible to vary the input voltage reference signal S_{V6-REF} dependent on the output current, specifically on the RMS value of the output current i1. According to one embodiment, the input voltage reference signal S_{V6-REF} decreases when the output current i1 increases, and the input 65 voltage reference signal S_{V6-REF} increases when the output current decreases. According to one embodiment, the input

18

voltage reference signal S_{V6-REF} has a first signal value when the output current i1 is below a given threshold value, and has a lower second signal value when the output current i1 is above a given threshold value.

The control circuit illustrated in FIG. 15 could also be implemented in a converter as illustrated in FIG. 6 in which the DC/DC converter is omitted. In this case, the input voltage to be controlled is the output voltage V3 of the PV module, so that the voltage signal $S_{\nu 6}$ in FIG. 15 is replaced by the voltage signal $S_{\nu 3}$ representing the output voltage of the DC source 3, and the input voltage reference signal S_{V6-REF} is replaced by the reference signal S_{V3-REF} defining a desired output voltage of the DC power source 3. The input voltage reference signal S_{V3-REF} may in this case be provided by an MPPT in order to operate the DC power source (PV module) 3 in its MPP.

FIG. 16 illustrates a further embodiment of a DC/DC converter 6 that can be implemented in a DC/AC converter unit 2 of FIG. 11. The DC/DC converter of FIG. 16 is implemented as a boost converter with two converter stages 60_1 , 60_2 . The two converter stages 60_1 , 60_2 are connected in parallel between the input terminals 21, 22 and the output terminals 61, 62. Each of the converter units 60_1 , 60_2 is 25 implemented like the boost converter of FIG. 12 and includes a series circuit with an inductive storage element 64₁, 64₂, such as a choke, and a switch 65₁, 65₂ between the input terminals of the DC/DC converter 6, where the input terminals of the DC/DC converter 6 correspond to the input terminals 21, 22 of the converter unit 2. Further, each converter stage includes a rectifier element 66_1 , 66_2 such as a diode, connected between a circuit node common to the corresponding inductive storage element 64, 64, and the corresponding switch 65_1 , 65_2 and the first output terminal **61** of the DC/DC converter **6**. The second output terminal **62** of the DC/DC converter 6 is connected to the second input terminal 22.

The two converter stages 60_1 , 60_2 share the first capacitive storage element 63 between the input terminals 21, 22, and share the second capacitive storage element 68 between the output terminals 61, 62. The output voltage V6 of the DC/DC converter 6 is available across the second capacitive storage element **68**.

Referring to FIG. 16, the control circuit (controller) 67 of the DC/DC converter 6 generates two PWM drive signals S65₁, S65₂, namely a first drive signal S65₁ for the switch 65_1 of the first converter stage 60_1 , and a second drive signal S65₂ for the switch 65₂ of the second converter stage 60_2 . According to one embodiment, the first and second boost converter stages 60_1 , 60_2 are operated interleaved, which means that there is a time offset between the switching cycles of the first switch 65₁ and the switching cycles of the second switch 65_2 . Providing two converter stages 60_1 , 60_2 and operating these converter stages 60_1 , 60_2 in an interleaved mode helps to reduce voltage ripples of the input voltage V3 and the output voltage V6 of the DC/DC converter 6. Of course, more than two boost converter stages 60_1 , 60_2 can be connected in parallel.

Referring to FIG. 16, each boost converter stage 60_1 , 60_2 switches employed in the DC/AC converter. However, it is 60 provides an output current I6₁, I6₂. These output currents I6, I6, add and form the overall output current I6 of the DC/DC converter. FIG. 17 illustrates a first embodiment of the controller 67 configured to generate PWM drive signals $S65_1$, $S65_2$ for each converter stage 60_1 , 60_2 , and further configured to generate the PWM drive signals S65₁, S65₂ such that the output currents $I6_1$, $I6_2$ of the converter stages 60_1 , 60_2 are balanced.

Referring to FIG. 17 the control circuit 67 is based on the control circuit 67 of FIG. 13 and includes the subtraction element 671 receiving the input voltage signal $S_{\nu 3}$ and the input voltage reference signal S_{REF-V3} and the filter 672 for providing the duty cycle signal S_{DC} . The controller 67 of 5 FIG. 17 further includes a first PWM driver 673, receiving a first duty cycle signal S_{DC1} that is dependent on the duty cycle signal S_{DC} provided by the filter 672 and receiving a first clock signal CLK₁, and a second PWM driver 673₂ receiving a second duty-cycle signal S_{DC2} that is dependent on the duty cycle signal S_{DC} provided by the filter 672 and receiving a second clock signal CLK₂. According to one embodiment, the first and second clock signals CLK₁, CLK₂ have the same frequency. However, there is a phase shift between the first and second clock signal CLK₁, CLK₂, so that there is a phase shift between the first PWM drive signal S65₁ provided by the first PWM driver 673₁ and the second PWM drive signal S65₂ provided by the second PWM driver **673**₂.

If the first and second converter stages $\mathbf{60}_1$, $\mathbf{60}_2$ would perfectly match so that there would be no risk of unbalanced output currents $\mathbf{I6}_1$, $\mathbf{I6}_2$, the duty cycle signal \mathbf{S}_{DC} could be used as the first duty cycle signal \mathbf{S}_{DC1} and as the second duty cycle signal \mathbf{S}_{DC2} . However, due to an inevitable 25 mismatch of the components in the converter stages $\mathbf{60}_1$, $\mathbf{60}_2$ the output currents $\mathbf{I6}_1$, $\mathbf{I6}_2$ can be unbalanced when the first and second drive signal $\mathbf{S65}_1$, $\mathbf{S65}_2$ would be generated with exactly the same duty cycle.

In order to compensate for such unbalances of the first and 30 second output currents I6₁, I6₂, the controller 67 of FIG. 17 includes an additional control loop, that can be referred to as current balancing loop or power balancing loop. This control loop receives a first output current signal S_{161} representing the first output current $\mathbf{I6}_1$ of the first converter stage $\mathbf{60}_1$, 35 and a second output current signal S_{162} representing the output current 16_2 of the second converter stage 60_2 . These output current signals S_{I61} , S_{I62} can be generated using conventional current measurement units. The output current signals S_{161} , S_{162} are received by a subtraction unit 675 that 40 generates a further error signal S_{ERR2} . The further error signal S_{ERR2} is representative of a difference between the first and second output currents I6₁, I6₂. Further error signal S_{ERR2} is received by a filter 676 that generates a filtered error signal. The filter 676 may have a P-characteristic, a I-char- 45 acteristic, or a PI-characteristic.

A further subtraction unit 674_1 subtracts the filtered error signal from the duty cycle signal S_{DC} to generate the first duty cycle signal S_{DC1} , and an adder 674_2 adds the filtered error signal to the duty cycle signal S_{DC} to generate the 50 second duty cycle signal S_{DC2} .

The operating principle of the controller 67 of FIG. 17 is as follows. When the first and second output currents $\mathbf{I6}_1$, $\mathbf{I6}_2$ are identical, the further error signal S_{ERR2} is zero. In this case, the first duty cycle signal S_{DC1} corresponds to the 55 second duty cycle signal S_{DC2} . When, for example, the first output current $I6_1$ is larger than the second output current $I6_2$, the further error S_{ERR2} and the filtered error signal have a positive value. In this case, the duty cycle signal S_{DC1} (obtained by subtracting the filtered error signal from the 60 duty cycle signal S_{DC}) becomes smaller than the second duty cycle signal S_{DC2} (obtained by adding the filtered error signal to the duty cycle signal S_{DC}). Thus, the duty cycle of the first drive signal S65₁ becomes smaller than the duty cycle of the second drive signal S65₂ in order to reduce the 65 first output current $I_{\mathbf{6}_1}$ and to increase the second output current $I6_2$, so as to balance these output currents $I6_1$, $I6_2$.

20

FIG. 18 illustrates a further embodiment of the control circuit 67 that is configured to balance the output currents I6₁, I6₂. The control circuit 67 of FIG. 18 is based on the control circuit 67 of FIG. 17. In the control circuit 67 of FIG. 18, the subtraction unit 674_1 that generates the first duty cycle signal S_{DC1} does not receive the duty cycle signal S_{DC1} but receives a filtered version of a difference between the duty cycle signal S_{DC} and the first output current signal S_{I61} . A subtraction unit 677₁ calculates the difference and a filter 678₁, filters the difference. The filter may have a P-characteristic, an I-characteristic or PI-characteristic. Equivalently, the adder 674₂ that provides the second duty cycle signal S_{DC2} does not receive the duty cycle signal S_{DC} but receives a filtered difference between the duty cycle signal S_{DC} and 15 the second input current signal S_{162} . A subtraction unit 677₂ calculates the difference between the duty cycle signal S_{DC} and the second output current signal S_{162} , and a filter 678_2 filters the difference. The output signals of the filter 678_1 , 678₂ are received by the subtraction unit 674₁ and the adder 20 **674**₂, respectively.

While in the embodiment illustrated in FIG. 17 a single control loop is employed to regulate the input voltage V3, a dual control loop structure is employed in the embodiment according to FIG. 18.

FIG. 19 illustrates a further embodiment of a converter unit 2 with a DC/AC converter 4. The converter unit 2 may further include a DC/DC converter 6 (see FIG. 9) connected between the input terminals 21, 22 and the DC/AC converter 4. However, such DC/DC converter is not illustrated in FIG. 13. Dependent on whether or not the converter unit 2 includes a DC/DC converter, the DC/AC converter 4 receives the input voltage V3 of the converter unit 2 or the output voltage of the DC/AC converter 4 (not illustrated in FIG. 19) as an input voltage. Just for explanation purposes it is assumed that the DC/AC converter 4 receives the input voltage V3.

The DC/AC converter 4 of FIG. 19 includes a buck converter 80 that receives the input voltage V3 as an input voltage. The buck converter 80 is configured to generate an output current i80 which is a rectified version of the output current i1 of the DC/AC converter 4. Assume, for example that a desired waveform of the output current i1 is a sinusoidal waveform. In this case, the output current i80 provided by the converter 80 has the waveform of a rectified sinusoidal curve or the waveform of the absolute value of a sinusoidal curve, respectively. This is schematically illustrated in FIG. 20, in which exemplary timing diagrams of a sinusoidal output current i1 and the corresponding output current i80 of the converter 80 are illustrated.

The output current i1 of the DC/AC converter 4 is produced from the output current i80 of the buck converter 80 using a bridge circuit 85 with two half-bridges, where each of these half-bridges is connected between output terminals **81**, **82** of the buck converter **80**. This bridge circuit **85** can be referred to as unfolding bridge. A first half-bridge includes a first and a second switch 85₁, 85₂ connected in series between the output terminals 81, 82, and a second half-bridge includes a third switch 853 and a fourth switch 85₄ connected in series between the output terminals 81, 82. An output terminal of the first half-bridge, which is a circuit node common to the first and second switches 85₁, 85₂ is coupled to the first output terminal 23. An output terminal of the second half-bridge, which is a circuit node common to the third and fourth switch 85₃, 85₄ is coupled to the second output terminal 24 of the converter unit 2. Optionally, an EMI filter 88 with two inductances, such as chokes, is coupled between the output terminals of the half-bridges and

the output terminals 23, 24 of the converter unit 2. The output capacitance C of the converter unit 2 that is connected between the output terminals can be part of the EMI filter 88.

Referring to FIG. 19, the output current i80 of the buck converter 80 has a frequency which is twice the frequency of the output current i1. A switching frequency of the switches 85₁-85₄ of the bridge circuit 85 corresponds to the frequency of the output current i1. During a positive halfcycle of the output current i1 the first and fourth switch 85₁, 85₄ are switched on, and during a negative half-cycle of the 10 output voltage v2 the second and third switches 85₂, 85₃ are switched on. The switches of the bridge circuit **85** are driven by drive signals $S85_1$ - $S85_4$ generated by a drive circuit 90. Timing diagrams of these drive signals S85₁-585₄ are also illustrated in FIG. 20. In FIG. 20, a high signal level of these 15 timing diagrams represents an on-level of the corresponding drive signal $S85_1$ - $S85_4$. An on-level of the drive signal is a signal level at which the corresponding switch is switched on. The drive signals $S85_1$ - $S85_4$ may, for example, be generated dependent on the output voltage v80 of the buck 20 converter 80, where, according to one embodiment, drive circuit 90 changes the switching state of the switches each time the output voltage v80 has decreased to 0. "Changing the switching state" means either switching the first and the fourth switches 85_1 , 85_4 on and the other two switches off, 25 or means switching the second and the third switch 85_2 , 85_3 on and the other two switches off.

The buck converter 80 may have a conventional buck converter topology and may include a switch 83 connected in series with an inductive storage element **84**, where the 30 series circuit is connected between the first input terminal 21 of the converter unit 2 or the first output terminal 61 of a DC/DC converter (not shown), and the first output terminal 81 of the buck converter 80, respectively. A rectifier element (corresponding to the second input terminal 22) of the buck converter and a circuit node common to the switch 83 and the inductive storage element 84. The switch 83 can be implemented as a conventional electronic switch, such as a MOSFET or an IGBT, or as a GaN-HEMT. The rectifier element **86** can be implemented as a diode or as a synchronous rectifier. Further, a capacitive storage element 91, such as a capacitor, is connected between the input terminals of the buck converter 80, and an optional smoothing capacitor 89 is connected between the output terminals 81, 82.

The switch 83 of the buck converter 80 is driven by a PWM drive signal S83 generated by a control circuit or controller 87. The controller 87 of the buck converter 80 receives the reference signal S_{REF} from the controller 5 of the converter unit 2. The controller 87 of the buck converter 50 80 is configured to generate its output current i80 in correspondence with the reference signal S_{REF} . This reference signal S_{REF} according to FIG. 19, unlike the reference signal S_{REF} of FIG. 11, does not have the waveform of the output current i1, but has the waveform of the rectified output 55 current i1. This reference signal S_{REF} is also generated from the measurement signal S_{v1} and the output current signal S_{i1} .

The controller 5 for generating the reference signal S_{REF} according to FIG. 19 may correspond to the controllers illustrated in FIGS. 8 and 15 with the difference that the 60 oscillating signal provided at the output of the filter 53 is rectified. An embodiment of the controller 5 according to FIG. 19 is illustrated in FIG. 21. This controller 5 corresponds to the controller according to FIG. 8 with the difference that the output signal of the filter **53** is received by 65 a rectifier **58** that generates a rectified version of the oscillating output signal of the filter 53. Mathematically this is

equivalent to forming the absolute value of the oscillating output signal of the filter 53. The reference signal S_{REF} is available at the output of the rectifier **58**.

FIG. 22 illustrates a further embodiment of a controller 5 that can implemented in the DC/AC converter 4 of FIG. 19. The controller 5 of FIG. 22 is based on the controller 5 of FIG. 15 with the difference that the amplitude signal S_{AMPL} is generated from the input voltage signal $S_{\nu 3}$ that represents the input voltage V3 provided by the DC power source 3, and from the input voltage reference signal S_{V3-REF} . The input voltage reference signal S_{V3-REF} can be generated by an MPPT, such as an MPPT 7 explained with reference to FIG. 11.

The control loops illustrated in FIGS. 15, 21 and 22 could, of course, be amended to be based on the control loop structure of FIG. 10 instead of FIG. 8.

Referring to FIG. 19, the controller 87 of the buck converters 80 can be implemented like a conventional controller for providing a PWM drive signal in a buck converter. The controller 87 receives the reference signal S_{REF} and an output current signal S_{i80} , where the output current signal S_{i80} represents the output current vi80 of the buck converter 80. The controller 87 is configured to vary the duty cycle of the drive signal S83 such that the output current i80 of the buck converter 80 is in correspondence with the reference signal S_{REF} . The functionality of this controller 87 corresponds to the functionality of the controller 67 illustrated in FIG. 13. In the embodiment illustrated in FIG. 19 the controller receives the output current signal S_{i1} representing the output current i1 and the measurement signal S_{v1} for generating the reference signal S_{REF} . However, this is only an example. It would also be possible to generate the reference signal S_{REF} based on signals representing the output voltage v80 and the output current 86 is connected between the second output terminal 82 35 i80 of the buck converter 80. In this case, the reference signal is generated such that output current i80 and the output voltage v80 of the buck converter 80 have a given phase difference.

> The operating principle of a power converter circuit 1 including DC/AC converters as illustrated in FIG. 19 will now be explained with reference to FIGS. 1 and 19. The explanation will be based on the assumption that the voltage of the power grid 100 is a sinusoidal voltage so that an output current i1 with a sinusoidal waveform is desired. 45 Further, it is assumed that the input powers of the individual DC/AC converters is zero, while the power grid voltage v_N is applied to the input terminals 11, 12 and the bridge circuits 85 in the individual converter units are in operation. In this case, the smoothing capacitors 89 of the buck converters are connected in series between the output terminals 11, 12. When the individual capacitors 89 have the same size, the voltage across each of these capacitors 89 is 1/n times the power grid voltage v_N .

Assume now that the DC/AC converters receives an input power from the PV modules 3 connected thereto. The DC/AC converters then adjust their common output current i1 to be in phase with the external voltage v1 (the power grid voltage). The amplitude of the output current i1 is, in particular, controlled through the input voltage V3, where the current is increased when the voltage V3 increases, and the current is decreased when the voltage V3 decreases.

When the output current i1 provided by one DC/AC converter decreases, a current that corresponds to a difference between the output current i1 and the common current $i1_{OUT}$ is provided by the output capacitor C which causes the voltage v2 across the output capacitor C to decrease until the input power provided to the DC/AC converter corresponds

to its output power. A decrease of the voltage v2 across the output capacitor 89 of one DC/AC converter 4 or one converter unit 2 causes an increase of the voltages across the output capacitors of the other converter units. This process proceeds until the converter unit 2 has settled in stable 5 operation point at a lower output current i1. If the other converter units 2 at first continue to run at the same duty cycle, the increase of the voltages across their output capacitors leads to a reduction of their output currents i1 (and hence to a reduction of the common output current) in order 10 to keep their output powers equal their input powers. When the output current i1 provided by one DC/AC converter increases so as to be higher than the common current $i\mathbf{1}_{OUT}$, the corresponding output capacitor C is charged which results in an increase of the voltage across the output 15 capacitor C of the one converter and a decrease of the voltage across the output capacitors of the other converters.

It became obvious from the explanation provided before that besides the control loops in the individual converter units 2 no additional control loop is required in order to 20 control the output voltages of the individual converter units 2. The power converter circuit 1 with the converter units 2 is "self organizing." Referring to FIG. 1, assume that, for example, in the steady state the input power provided by the first DC power source $\mathbf{3}_1$ to the first converter unit $\mathbf{2}_1$ would 25 drop, for example, because the corresponding PV array is shaded. The output voltage $v2_1$ of the corresponding converter unit 2 would then drop, while the output voltages of the other converter units 2_2 , 2_n would increase in order to meet the condition defined by equation (1). Further, the 30 common output current i $\mathbf{1}_{OUT}$ would decrease. The transient process is as follows. When the input power received by the first converter unit 2_1 decreases, the common output current $i\mathbf{1}_{OUT}$ at first remains unchanged, while the output current i1, of the first converter unit 2, decreases. The decrease of 35 the output current $i\mathbf{1}_1$ and the unchanged common output current i $\mathbf{1}_{OUT_1}$ causes a discharging of the output capacitor C_1 of the first converter unit $\mathbf{2}_1$ so that the output voltage v $\mathbf{2}_1$ decreases. A decrease of the output voltage of the first converter unit, however, causes an increase of the output 40 voltages of the other converters, which now decrease their output currents in order to keep their output powers equal their input powers. The transition processes finishes when a "new" common output current i $\mathbf{1}_{OUT}$ has settled in to which the individual output currents i1 correspond. This is a 45 self-organizing and self-stabilizing process that does not require and additional control loop besides the control loops in the individual converter units 2 disclosed before.

FIG. 23 illustrates a further embodiment of a power converter circuit 1. In this power converter circuit two series 50 circuits $\mathbf{1}_{I}$, $\mathbf{1}_{II}$ each including one group with a plurality of converter units $\mathbf{2}_{I1}$ - $\mathbf{2}_{In}$, and $\mathbf{2}_{II1}$ - $\mathbf{2}_{IIn}$ connected in series are connected in parallel between the output terminals 11, 12. Each of the series circuits $\mathbf{1}_{I}$, $\mathbf{1}_{II}$ can be implemented in accordance with the series circuit 1 of converter units $\mathbf{2}_{1}$ - $\mathbf{2}_{n}$ 55 explained before. The converter units of the two groups (the two series circuits) are coupled to the same measurement circuit 10 that can be implemented in accordance with one of the embodiments explained before. Of course, more than two series circuits each with a plurality of converter units 60 can be connected in parallel.

Although various exemplary embodiments of the invention have been disclosed, it will be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the 65 invention without departing from the spirit and scope of the invention. It will be obvious to those reasonably skilled in

24

the art that other components performing the same functions may be suitably substituted. It should be mentioned that features explained with reference to a specific figure may be combined with features of other figures, even in those cases in which this has not explicitly been mentioned. Further, the methods of the invention may be achieved in either all software implementations, using the appropriate processor instructions, or in hybrid implementations that utilize a combination of hardware logic and software logic to achieve the same results. Such modifications to the inventive concept are intended to be covered by the appended claims.

Spatially relative terms such as "under," "below," "lower," "over," "upper," and the like, are used for ease of description to explain the positioning of one element relative to a second element. These terms are intended to encompass different orientations of the device in addition to different orientations than those depicted in the figures. Further, terms such as "first," "second," and the like, are also used to describe various elements, regions, sections, etc. and are also not intended to be limiting. Like terms refer to like elements throughout the description.

As used herein, the terms "having," "containing," "including," "comprising," and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles "a," "an," and "the" are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.

With the above range of variations and applications in mind, it should be understood that the present invention is not limited by the foregoing description, nor is it limited by the accompanying drawings. Instead, the present invention is limited only by the following claims and their legal equivalents.

It is to be understood that the features of the various embodiments described herein may be combined with each other, unless specifically noted otherwise.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

What is claimed is:

- 1. A power converter circuit, comprising: output terminals configured to receive an external AC voltage;
- at least one series circuit with at least two DC/AC converter circuits, each DC/AC converter circuit comprising input terminals configured to be coupled to a DC power source, and output terminals for providing an AC output current, the at least one series circuit connected between the output terminals of the power converter circuit; and
- a voltage divider circuit connected between the output terminals of the power converter circuit and configured to provide at least one measurement signal that includes a phase and frequency based on the external AC voltage;

wherein at least one of the DC/AC converter circuits is configured to receive the at least one measurement signal and is configured to regulate generation of the AC output current dependent on the at least one mea-

surement signal such that a phase difference between the AC output current and the external AC voltage assumes a set value.

- 2. The power converter circuit of claim 1,
- wherein the voltage divider circuit comprises a plurality of passive circuit components connected in series between the output terminals of the power converter circuit, and
- wherein each passive circuit component is configured to provide one measurement signal having a phase and 10 frequency based on the phase and frequency of the external AC voltage, and wherein each measurement signal is received by one DC/AC converter circuit.
- 3. The power converter circuit of claim 2, wherein the measurement signal provided by one passive circuit component comprises a voltage across the passive circuit component or a fraction thereof.
- 4. The power converter circuit of claim 2, wherein each passive circuit component includes a resistor or a capacitor.
- 5. The power converter circuit of claim 1 wherein the set 20 value is zero.
- 6. The power converter circuit of claim 1, wherein the at least one DC/AC converter circuit comprises:
 - a DC/AC converter coupled between the input terminals and the output terminals of the DC/AC converter circuit 25 and configured to generate the AC output current with a frequency and phase that is dependent on a first reference signal; and
 - a control circuit configured to generate the first reference signal dependent on the at least one measurement 30 signal and the AC output current of the DC/AC converter circuit.
- 7. The power converter circuit of claim 6, wherein the DC/AC converter comprises at least one switch that comprises a GaN-HEMT.
- 8. The power converter circuit of claim 7, wherein the control circuit comprises:
 - a phase-locked loop configured to generate a frequency dependent on the at least one measurement signal;
 - a phase detector configured to detect a phase difference 40 between the phase represented by the at least one measurement signal and a phase of the AC output current and to provide a first phase difference based on the detected phase difference; and
 - an oscillator configured to generate the first reference 45 signal dependent on the generated frequency and the first phase difference.
 - 9. The power converter circuit of claim 7,
 - wherein the DC/AC converter is configured to receive an input voltage, and
 - wherein the control circuit is configured to generate the first reference signal dependent on the input voltage.
 - 10. The power converter circuit of claim 7, wherein
 - the DC/AC converter is coupled to a second reference signal terminal; and
 - the at least one DC/AC converter circuit further comprises a DC/DC converter coupled between the input terminals of the at least one DC/AC converter circuit and the DC/AC converter, the DC/DC converter configured to adjust an input voltage between the input terminals or an input current at the input terminals dependent on a second reference signal.

 least one sola 19. The por DC voltage so 20. The por value is zero.

 21. The port least one pola 19. The port DC voltage so 20. The port value is zero.
- 11. The power converter circuit of claim 10, wherein the DC/DC converter comprises at least one switch comprising a GaN-HEMT.
- 12. The power converter circuit of claim 10, further comprising a reference signal source implemented as a

26

maximum power point tracker, the reference signal source having an input coupled to the at least one DC/AC converter circuit and an output coupled to the second reference signal terminal.

- 13. The power converter circuit of claim 10, wherein the DC/DC converter is a boost converter.
- 14. The power converter circuit of claim 10, wherein the DC/DC converter is a buck converter.
- 15. The power converter circuit of claim 1, wherein the at least one series circuit comprises:
 - at least two series circuits connected in parallel, each series circuit with at least two DC/AC converter circuit s connected between the output terminals,
 - wherein the DC/AC converter circuit s of the at least two series circuits are coupled to the voltage divider circuit.
- 16. The power converter circuit of claim 6, wherein the control circuit comprises:
 - a phase-locked loop having an input coupled to the at least one measurement signal;
 - a VCO having a control input coupled to an output of the phase-locked loop;
 - a subtractor having a first input coupled to an output of the phase-locked loop and an input coupled to a current measurement signal proportional to the AC output current; and
 - a filter coupled to an output of the subtractor.
 - 17. A power supply system, comprising:
 - output terminals configured to receive an external AC voltage;
 - at least one series circuit with at least two DC/AC converter circuit s, each DC/AC converter circuit comprising input terminals configured to be coupled to a DC power source and output terminals for providing an AC output current, the at least one series circuit connected between the output terminals of the power supply system;
 - at least two DC voltage sources, each DC voltage source coupled to the input terminals of one DC/AC converter circuit; converter unit; and
 - a voltage divider circuit connected between the output terminals of the power supply system and configured to provide at least one measurement signal including an information on a phase and frequency of the external AC voltage;
 - wherein at least one of the DC/AC converter circuit s is configured to receive the at least one measurement signal, and is configured to regulate a generation of the AC output current dependent on the least one measurement signal such that a phase difference between the AC output current and the external AC voltage assumes a set value.
- 18. The power supply system of claim 17, wherein each DC voltage source comprises a photovoltaic array with at least one solar cell.
 - 19. The power supply system of claim 17, wherein each DC voltage source comprises a fuel cell.
 - **20**. The power supply system of claim **17** wherein the set value is zero.
 - 21. The power supply system of claim 17, wherein the at least one DC/AC converter circuit comprises:
 - a DC/AC converter coupled between the input and the output terminals of the DC/AC converter circuit and configured to generate the AC output current with a frequency and phase that is dependent on a first reference signal; and

- a control circuit configured to generate the first reference signal dependent on the at least one measurement signal and the AC output current of the DC/AC converter circuit.
- 22. The power supply system of claim 21, wherein the 5 control circuit comprises:
 - a phase-locked loop having an input coupled to the at least one measurement signal;
 - a VCO having a control input coupled to an output of the phase-locked loop;
 - a subtractor having a first input coupled to an output of the phase-locked loop and an input coupled to a current measurement signal proportional to the AC output current; and
 - a filter coupled to an output of the subtractor.
 - 23. A DC/AC converter circuit, comprising:
 - input terminals configured to be coupled to a DC power source;
 - output terminals for providing an AC output current; and a measurement input terminals for receiving a measure- 20 ment signal comprising a frequency and a phase;
 - a DC/AC converter coupled between the input terminals and the output terminals and configured to generate the AC output current with a frequency and phase that is dependent on a first reference signal;
 - a control circuit configured to generate the first reference signal dependent on the measurement signal and the AC output current of the DC/AC converter circuit, wherein the control circuit comprises
 - a phase-locked loop having an input coupled to mea- 30 surement signal,
 - a VCO having a control input coupled to an output of the phase-locked loop,
 - a subtractor having a first input coupled to an output of the phase-locked loop and an input coupled to a 35 current measurement signal proportional to the AC output current, and
 - a filter coupled to an output of the subtractor, wherein the DC/AC converter circuit is configured to regulate a phase difference between a phase of the AC output 40 current and the phase of the measurement signal to a first set value.

28

- 24. The DC/AC converter circuit of claim 23, wherein the first set value is zero.
- 25. A method for operating a power converter circuit, the power converter circuit comprising:
- output terminals configured to receive an external voltage, and
- at least one series circuit with at least two DC/AC converter circuit s each comprising input terminals configured to be coupled to a DC power source, the at least one series circuit connected between output terminals of the power converter circuit;
- a voltage divider circuit connected between the output terminals of the power converter circuit, the method comprising:
- providing an AC output current at the output terminals, generating, by the voltage divider circuit, at least one measurement signal having a phase and frequency based on an external AC voltage, and
- regulating a generation of the AC output current, regulating comprising using a control loop to regulate a phase difference between a phase of the AC output current and a phase of the at least one measurement signal to a set value.
- 26. The method of claim 25 wherein the set value is zero.
- 27. The method of claim 25, wherein:
- the at least one DC/AC converter circuit further comprises
 - a DC/AC converter coupled between the input terminals and the output terminals of the power converter circuit, and
 - a control circuit coupled to the DC/AC converter;
 - the method further comprises generating, by the control circuit, a first reference signal dependent on the at least one measurement signal and the AC output current; and
- the providing the AC output current at the output terminals comprises generating, by the DC/AC converter, the AC output current with the frequency and phase that is dependent on the first reference signal.

* * * *