

US009431367B2

(12) United States Patent

Lin et al.

(54) METHOD OF FORMING A SEMICONDUCTOR PACKAGE

(71) Applicant: TAIWAN SEMICONDUCTOR

MANUFACTURING COMPANY,

LTD., Hsinchu (TW)

(72) Inventors: Jing-Cheng Lin, Chu Tung Zhen (TW);

Chin-Chuan Chang, Zhudong Township (TW); Jui-Pin Hung, Hsinchu (TW)

(73) Assignee: Taiwan Semiconductor

Manufacturing Co., Ltd., Hsin-Chu

(TW)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/503,932

(22) Filed: Oct. 1, 2014

(65) Prior Publication Data

US 2015/0017764 A1 Jan. 15, 2015

Related U.S. Application Data

(62) Division of application No. 13/597,868, filed on Aug. 29, 2012, now Pat. No. 8,872,326.

(Continued)

- (51) Int. Cl.

 H01L 21/00 (2006.01)

 H01L 23/00 (2006.01)
- (52) **U.S. Cl.**

CPC *H01L 24/83* (2013.01); *H01L 21/4857* (2013.01); *H01L 21/561* (2013.01); *H01L* 21/565 (2013.01); *H01L 21/565* (2013.01);

(Continued)

(10) Patent No.: US 9,431,367 B2

(45) **Date of Patent:** Aug. 30, 2016

(58) Field of Classification Search

CPC . H01L 21/561; H01L 21/563; H01L 21/565; H01L 23/3135; H01L 23/49827; H01L 23/49894; H01L 23/49816; H01L 23/49822; H01L 23/3128; H01L 24/83; H01L 24/27; H01L 24/97; H01L 24/96; H01L 21/4857; H01L 24/24; H01L 24/24; H01L 25/03; H01L 25/50

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

(Continued)

FOREIGN PATENT DOCUMENTS

JP 2008172232 7/2008 JP 2010-287742 12/2010

OTHER PUBLICATIONS

Office Action dated Jul. 23, 2014 from corresponding application No. DE 10 2013 101 192.6.


(Continued)

Primary Examiner — A. Sefer (74) Attorney, Agent, or Firm — Eschweiler & Associates, LLC

(57) ABSTRACT


A method of forming a semiconductor package includes forming an interconnecting structure on an adhesive layer, wherein the adhesive layer is on a carrier. The method further includes placing a semiconductor die on a surface of the interconnecting structure. The method further includes placing a package structure on the surface of the interconnecting structure, wherein the semiconductor die fits in a space between the interconnecting structure and the package structure. The method further includes performing a reflow to bond the package structure to the interconnecting structure.

19 Claims, 7 Drawing Sheets



(51)	Int. Cl.		(56) References Cited		
	H01L 23/31	(2006.01)	**		
	H01L 23/498	(2006.01)	U	.S. PATENT	DOCUMENTS
	H01L 21/48	(2006.01)	7,825,520 B	11/2010	Longo et al.
	H01L 21/56	(2006.01)	,	11/2010	-
	H01L 25/03	(2006.01)	2008/0169539 A		
	H01L 25/00	(2006.01)	2008/0171402 A		Karnezos H01L 21/563
					438/15
/ \	H01L 25/065	(2006.01)	2008/0174008 A		Yang et al.
(52)	U.S. Cl.		2008/0258289 A		Pendse et al.
	CPC <i>H01L 23/3</i>	3128 (2013.01); H01L 23/3135			Eichelberger et al 361/728 Ha H01L 25/03
	(2013.01); <i>H0</i>	01L 23/49816 (2013.01); H01L	2009/003/00Z A	3/2009	257/686
	23/498	822 (2013.01); H01L 23/49827	2010/0081236 A	4/2010	Yang H01L 23/147
	(2013.01); H 0	01L 23/49894 (2013.01); H01L	2010(0101550		438/119
	24/24 (20	13.01); <i>H01L 24/27</i> (2013.01);	2010/0181660 A	1* 7/2010	Galera H01L 25/0657 257/686
	H01L 24/82 (20	13.01); <i>H01L 24/96</i> (2013.01);	2010/0314254 A	1 12/2010	Kodani
	H01L 24/97 (20	13.01); <i>H01L 25/03</i> (2013.01);	2011/0068427 A	3/2011	Paek et al.
	H01L	25/50 (2013.01); H01L 21/568	2011/0101527 A		Cheng et al.
		; H01L 24/73 (2013.01); H01L	2011/0115081 A		Osumi
	` /	57 (2013.01); <i>H01L 2224/0401</i>	2011/0194265 A		Su et al.
		\	2011/0278707 A 2011/0278736 A		Chi et al. Lin et al.
	` //	L 2224/12105 (2013.01); H01L	2011/02/8/30 A 2012/0056312 A		Pagaila et al.
		1 (2013.01); H01L 2224/32145	2012/0228754 A		Liu et al.
	(2013.01); H011	L 2224/32225 (2013.01); H01L	2013/0062761 A		Lin et al 257/738
	2224/4513	9 (2013.01); <i>H01L 2224/48091</i>	2013/0093078 A	4/2013	Lin et al.
	(2013.01); H011	L 2224/48227 (2013.01); H01L	2013/0105973 A		Gan et al.
	2224/7326.	5 (2013.01); H01L 2224/82005	2013/0105991 A		Gan et al.
		<i>1L</i> 2224/8385 (2013.01); <i>H01L</i>	2013/0182402 A		Chen et al.
		3815 (2013.01); H01L 2224/97	2013/0249106 A	9/2013	Lin et al.
	(2013.01); H01L 2225/0651 (2013.01); H01L		OTHER PUBLICATIONS		
	2225/06568 (2013.01); H01L 2924/1305		Office Action dated Jun. 19, 2014 and English translation from		
	(2013.01); H01L 2924/1306 (2013.01); H01L		corresponding application No. KR 10-2012-0154757.		
	2924/13091 (2013.01), 1101L 2924/13091 (2013.01); H01L 2924/15311		Office Action dated Feb. 9, 2015 and English translation from		
		· / ·	corresponding No.	. KR 10-2012	-0154757.
	(2015.01); H011	L 2924/15331 (2013.01); H01L	⊉ •, 1 1	•	
		<i>2924/181</i> (2013.01)	* cited by exam	ıner	

Aug. 30, 2016






Fig. 1B




Fig. 1C






Fig. 2A




Fig. 2B




Fig. 2C







Fig. 2D










Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 3E




Fig. 3F




Fig. 3G




Fig. 3H

METHOD OF FORMING A SEMICONDUCTOR PACKAGE

PRIORITY CLAIM

The present application is a divisional of U.S. application Ser. No. 13/597,868, filed Aug. 29, 2012, which is incorporated herein by reference in its entirety.

BACKGROUND

With the continued evolution of semiconductor technologies, semiconductor chips/dies are becoming increasingly smaller. In the meantime, more functions are being integrated into the semiconductor dies. Accordingly, the semiconductor dies have increasingly greater numbers of input/output (I/O) pads packed into smaller areas. As a result, the packaging of the semiconductor dies becomes more important and more challenging.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIG. 1A is a cross-sectional view of a package, in accordance with some embodiments.

FIG. 1B is a cross-sectional view of a portion of a package, in accordance with some embodiments.

FIG. 1C is a cross-section view of two dies bonded to an interconnecting structure, in accordance with some embodiments.

FIGS. 2A-2G are cross-sectional views of a sequential process flow of forming an interconnecting structure, in ³⁵ accordance with some embodiments.

FIGS. 3A-3H are cross-sectional views of a sequential process flow of forming a package, in accordance with some embodiments.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, 45 however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are illustrative, and do not limit the scope of the disclosure.

FIG. 1A is a cross-sectional view of a package 100, in 50 accordance with some embodiments. Package 100 includes a package structure 110 and a die 120. Package structure 110 includes semiconductor dies 111 and 112. In some embodiments, each of the semiconductor dies 111 and 112 includes a semiconductor substrate as employed in a semiconductor 55 integrated circuit fabrication, and integrated circuits may be formed therein and/or thereupon. The semiconductor substrate refers to any construction comprising semiconductor materials, including, but not limited to, bulk silicon, a semiconductor wafer, a silicon-on-insulator (SOI) substrate, 60 or a silicon germanium substrate. Other semiconductor materials including group III, group IV, and group V elements may also be used. The semiconductor substrate may further comprise a plurality of isolation features (not shown), such as shallow trench isolation (STI) features or 65 local oxidation of silicon (LOCOS) features. The isolation features may define and isolate the various microelectronic

2

elements. Examples of the various microelectronic elements that may be formed in the semiconductor substrate include transistors (e.g., metal oxide semiconductor field effect transistors (MOSFET), complementary metal oxide semiconductor (CMOS) transistors, bipolar junction transistors (BJT), high voltage transistors, high frequency transistors, p-channel and/or n-channel field effect transistors (PFETs/ NFETs), etc.); resistors; diodes; capacitors; inductors; fuses; and other suitable elements. Various processes are per-10 formed to form the various microelectronic elements including deposition, etching, implantation, photolithography, annealing, and/or other suitable processes. The microelectronic elements are interconnected to form the integrated circuit device, such as a logic device, memory device (e.g., SRAM), RF device, input/output (I/O) device, system-onchip (SoC) device, combinations thereof, and other suitable types of devices.

Semiconductor dies 111 and 112 are disposed on a substrate 115, which has contacts 116 on a surface thereof. 20 Substrate 115 of package structure 110 has interconnect structures 117 connecting contacts 116 on one surface of substrate 115 to contacts 118 on an opposing surface of the substrate, as shown in FIG. 1A. Semiconductor dies 111 and 112 are electrically connected to contacts 116 by wires 113 and 114 respectively, in accordance with some embodiments. Semiconductor dies 111 and 112 may also be connected to contacts 116 by other means. Interconnect structures 117 in substrate 115 may include metal lines and vias. In some embodiments, the vias of interconnect structures 30 **117** include through substrate vias (TSVs), or through substrate holes (TSHs). Contacts 118 on the opposing surface of substrate 115 include metal pads. Contacts 118 may also include a solder layer (not shown) prior to bonding with an interconnecting structure 130. The solder layer forms a portion of each connector 119. Connectors 119, such as solder bumps or solder balls, are attached to contacts 118. In some embodiments, the widths (or diameters) of connectors 119 are in a range from about 100 μm to about 400 μm. Connectors 119 and contacts 118 form bonding structures 40 **124**.

As described above, package 100 also includes die 120. Die 120 has contacts 122, which are surrounded by one or more passivation layers (not shown). In some embodiments, contacts 122 include metal pads 123 and bumps formed over metal pads 123. The bumps of contacts 122 may be solder bumps and/or may include copper pillars. The solder bumps of contacts 122 form bonding structures 125 between dies 120 and interconnecting structure 130. In some embodiments, the widths (or diameters) of bonding structure 125 are in a range from about 20 μ m to about 100 μ m. Connectors 119 are larger than contacts 122, in accordance with some embodiments.

A distance between a bottom surface of package structure 110 to a top surface of interconnecting structure 130 is labeled as H_1 in FIG. 1A. In some embodiments, H_1 is in a range from about 100 μ m to about 400 μ m. FIG. 1A also shows the thickness of die 120 is H_2 . H_2 is smaller than H_1 , which allows die 120 to utilize a space between package structure 110 and interconnecting structure 130.

As shown in FIG. 1A, package structure 110 and die 120 are disposed over and electrically connected to interconnecting structure 130. The interconnecting structure 130 includes one or more dielectric layers, such as dielectric layers 131 and 132. The dielectric layers 131 and 132 may be soft (or yielding) to absorb stress of the bonding process(es) involved in forming package 100. The material for each of dielectric layers 131 and 132 may be selected

3

from photo-definable solder resists, a polymer such as polyimide, polybenzoxazole (PBO), benzocyclobutene (BCB), molding compound, and the like.

The interconnecting structure 130 has small contacts 133 bonding with contacts 122 on die 120 to form bonded 5 structures 125. The interconnecting structure 130 also has large contacts 134 bonding with connectors 119 of package structure 110 to form bonded structures 124. Small contacts 133 are smaller than large contacts 134, in accordance with some embodiments. Further, interconnecting structure 130 10 has contacts 135 bonding with connecting elements 140, which are used to make external connections with an external substrate, such as a printed circuit board (PCB), or another package. A height of connecting element 140 is labeled as H₅ in FIG. 1A. In some embodiments, H₅ is in a 15 range from about 100 μm to about 400 μm.

In some embodiments, dielectric layer 131 has a thickness in a range from about 3 μm to about 25 μm . In some embodiments, passivation layer 132 has a thickness in a range from about 3 μm to about 15 μm . A total thickness of 20 interconnecting structure 130 is labeled as H_3 in FIG. 1A. In some embodiments, H_3 is in a range from about 6 μm to about 30 μm . In some embodiments, H_3 is equal to or less than about 30 μm . In some embodiments, H_3 is equal to or less than about 25 μm .

In the embodiment of FIG. 1A, contacts 135 are connected to metal lines 136, which provide electrical connections between bonded structures 125, 124, and 126. Metal lines 136 functions as a redistribution layer (RDL) and enables fan-out connection of die 120, which allows electrical connections beyond the edges (or boundaries) of die 120. The embodiment of FIG. 1A includes only one metal layer. However, a RDL (or RDLs) could include multiple metal layers, which could be interconnected by vias. In some embodiments, contacts 133 and 134 include an under bump 35 metallurgy (UBM) layer 211, which may acts as a diffusion barrier layer between contacts 133, 134 with contacts 135 and a plating-enabling layer. Additional detailed description is provided below.

In some embodiments, widths of contacts 133 are in a 40 range from about 20 µm to about 100 µm. In some embodiments, widths of contacts 134 are in a range from about 100 µm to about 400 µm. In the embodiment of FIG. 1A, contacts 135 include a conductive layer 208 and a barrier layer 205. Additional detailed description of these layers and formation 45 method(s) is provided below.

In the embodiment of FIG. 1A, package structure 110 is covered by a molding layer (or a molding compound) 145. In some embodiments, the molding layer 145 includes epoxy, silicon, silica filler, and/or other types of polymers. In 50 the embodiment of FIG. 1A, molding layer 145 also fills a space between package structure 110 and interconnecting structure 130. In some embodiments, molding layer 145 also acts as an underfill (UF) and fills a space between die 120 and interconnecting structure 130. Under such circumstance, 55 the molding layer 145 is an underfill molding (MUF) compound and is applied on a surface of interconnecting structure 130 after both die 120 and package structure 110 are bonded to interconnecting structure 130. In some embodiments, an underfill is applied after die 120 is bonded 60 to interconnecting structure 130, as shown in FIG. 1B in accordance with some embodiments. After underfill is applied, package structure 110 is then placed over and bonded to interconnecting structure 130. A thickness of package structure 110 above interconnecting structure 130 is 65 labeled as H₄ in FIG. 1A. In some embodiments, H₄ is in a range from about 350 μm to 1000 μm. A total thickness of

4

package 110 and interconnecting structure 130 is labeled as H_6 in FIG. 1A. In some embodiments, H_6 is in a range from about 350 μ m to 1050 μ m. H_6 is lower than other packaging structures, such as in a range from about 1000 μ m to about 1500 μ m. Therefore, package 100 has low z-axial form factor (or total thickness of package 100).

In the embodiment of FIG. 1A, die 120 and package structure 110 are bonded to interconnecting structure 130. In some embodiments, there are more than one die underneath package structure 110. In the embodiment of FIG. 1C, two dies 120' and 120" are bonded to an interconnecting structure 130', in accordance with some embodiments. In the embodiment of FIG. 1C, a package structure 110' is placed over dies 120' and 120".

FIGS. 2A-2G are cross-sectional views of a sequential process flow of forming interconnecting structure 130, in accordance with some embodiments. In FIG. 2A, an adhesive layer 202 is formed on a carrier 201. Carrier 201 is made of glass, in accordance with some embodiments. However, other materials may also be used for carrier 201. Adhesive layer 202 is disposed, for example, laminated, on carrier 201. Adhesive layer 202 may be formed of a glue, or may be a lamination layer formed of a foil. After the adhesion layer 202 is formed, a passivation layer 203 is 25 formed and patterned to form contact openings 204 on adhesion layer 202, as shown in FIG. 2B in accordance with some embodiments. In some embodiments, the passivation layer 203 is a dielectric material. In some embodiments, the passivation layer 203 is a polymer. In some embodiments, passivation layer 203 is a photo-sensitive polymer and can be patterned without a photoresist layer.

After contact openings 204 are formed, a barrier layer 205 is formed to cover exposed surfaces of passivation layer 203 on carrier 201, as shown in FIG. 2C in accordance with some embodiments. The barrier layer 205 is a conductive layer and prevents the diffusion of copper deposited to fill openings 204. In some embodiments, the barrier layer 205 is made of Ti. In some embodiments, a copper seed layer (not shown) is formed over the barrier layer 205. In some embodiments, the barrier layer 205 and/or the copper seed layer are deposited by physical vapor deposition (PVD). After the barrier layer 205 is formed, a photoresist layer 206 is then formed over the barrier layer. In FIG. 2C, a photoresist layer 206 is formed over barrier layer 205. The photoresist layer 206 is formed by a spin-on process (wet process) in some embodiments. In some other embodiments, the photoresist layer 206 is a dry photoresist layer, which is adhered to the surface of barrier layer 205, which may be covered by a copper seed layer (not shown). The photoresist layer 206 is then patterned to define openings 207 for forming interconnection, as shown in FIG. 2C.

In FIG. 2D, a conductive layer 208 is formed in openings 207 and 204, in accordance with some embodiments. The conductive layer 208 is made of copper or a copper alloy in some embodiments. Conductive layer **208** includes metal(s) such as aluminum, nickel, gold, silver, platinum, alloy of the above-mentioned metals, or combinations thereof, in accordance with some embodiments. In some embodiments, the conductive layer 208 is formed by plating. Excess conductive layer 208, or regions of conductive layer 208 that are too thick, is removed by a removal process, such as chemicalmechanical polishing (CMP), in accordance with some embodiments. The photoresist layer 206 is then removed. For example, if photoresist layer 206 is a dry photoresist film, it can be removed by peeling. In some embodiments, the photoresist layer 206 is removed by an etching process. Portions of barrier layer 205 covered by the photoresist layer

206 is exposed after the photoresist layer 206 is removed. The exposed portions of barrier layer 205 is then removed as shown in FIG. 2D. In some embodiments, the exposed portions of barrier layer 205 are removed by an etching process.

In FIG. 2E, another passivation layer 209 is deposited and patterned over passivation layer 203 and conductive layer 208, in accordance with some embodiments. In some embodiments, the passivation layer 209 is a dielectric material. In some embodiment, the passivation layer 209 is a polymer. In some embodiments, passivation layer 209 is a photo-sensitive polymer and can be patterned without a photoresist layer. The patterning process forms openings 210. After openings 210 are formed, an under bump metallurgy (UBM) layer 211 is deposited on surfaces of passivation layer 209, in accordance with some embodiments. In some embodiments, the UBM layer **211** includes a diffusion barrier layer and a seed layer. The diffusion barrier layer may also function as an adhesion layer (or a glue layer), in some 20 embodiments. The diffusion barrier layer may be made of Ta, TaN, Ti, TiN, or combinations thereof. The seed layer is made of a material for enabling later deposition of a conductive layer. In some embodiments, the UBM layer 211 includes a diffusion barrier layer formed of Ti and a seed 25 layer formed of Cu. In some embodiments, both the diffusion barrier layer, such as a Ti layer, and the seed layer, such as a Cu layer, are deposited by physical vapor deposition (PVD) (or sputtering) methods.

After UBM layer 211 is formed, a photoresist layer 212 is 30 formed over the UBM layer, as shown in FIG. 2F in accordance with some embodiments. The photoresist layer 212 may be a dry or a wet photoresist. Photoresist layer 212 is patterned to define openings 213 that substantially align pleted, a conductive layer 214 is formed to fill openings 210 and 213. In some embodiments, the conductive layer 214 includes copper, aluminum, copper alloy, or other mobile conductive materials. In some embodiments, the conductive layer 214 is made of solder.

In some embodiments, the conductive layer **214** includes two sub-layers. One sub-layer is a metal layer, which is made of copper, aluminum, copper alloy, or other conductive materials with low resistivity. Another sub-layer that covers the previously-mentioned sub-layer is made of sol- 45 der. In some embodiments, a protective layer 215 is formed to cover the conductive layer 214, as shown in FIG. 2G, in accordance to some embodiments. Protective layer 215 is optional in some embodiments. Afterwards, the photoresist layer 212 is removed and UBM layer 211 exposed by the 50 removal of the photoresist layer is also removed. In some embodiments, the conductive layer 214 is deposited by plating. The protective layer 215 protects a surface of the conductive layer 214 from oxidation. In some embodiments, the protective layer is made of Ni, or one of organic surface 55 protection (OSP) materials. In some embodiments, the UBM layer 211, the conductive layer 214, and the optional protective layer 215 form contacts 133 and 134. The contacts shown in FIG. 2G are contacts 133 or 134.

The UBM layer 211 and the conductive layer 214 form 60 bump structures, in accordance with some embodiments. In some embodiments, the bump structures are copper posts. Exemplary details of materials, structures, and forming methods of forming copper posts are described in U.S. patent application Ser. No. 12/846,353, titled "Mechanisms 65" for Forming Copper Pillar Bumps" and filed on Jul. 29, 2010, which is incorporated herein in its entirety. The

structure formed over the adhesion layer 202, as shown in FIG. 2G, is interconnecting structure 130, in accordance with some embodiments.

FIGS. 3A-3H are cross-sectional views of a sequential process flow of forming a package 100, in accordance with some embodiments. In the embodiment of FIG. 3A, interconnecting structure 130 is formed on an adhesive layer 302, which is over a carrier 301. The formation process and the features of the interconnecting structure 130, in accordance with some embodiments, have been described above in FIGS. 2A-2G. Carrier 301 is similar to carrier 201 and adhesion layer 302 is similar to adhesion layer 202, in some embodiments. After the interconnecting structure 130 is formed, dies 120 are placed over interconnecting structure 15 **130**, as shown in FIG. **3B** in accordance with some embodiments. As shown in the more detailed view of FIG. 1A, contacts 122 on dies 120 are placed directly over and come in contact with contacts 133 of interconnecting structure **130**. In some embodiments, a reflow process is performed to bond contacts 122 to contacts 133. After contacts 122 and 133 are bonded together, an underfill (UF) is applied to fill the space between dies 120 and the surface of interconnecting structure 130, in some embodiments. FIG. 1B shows an underfill 144 filing the space between dies 120 and the surface of interconnecting structure 130. As mentioned above, the reflow and the application of underfill are not performed in some embodiments, as shown in FIG. 3B.

After dies 120 are placed on interconnecting structures 130, package structures 110 are placed on interconnecting structure 130, as shown in FIG. 3C in accordance with some embodiments. Connectors 119 on package structures 110 are placed directly over and come in contact with contacts 134 on interconnecting structure 130, as depicted in FIG. 1A. As mentioned above, contacts 134 are larger than contacts 133 with openings 210. After the patterning process is com- 35 because connectors 119 of package structure 110 are larger than contacts 122 on dies 120.

> Afterwards, a reflow process is performed to bond contacts 134 with connector 119 and also to bond contacts 133 to contacts 122, as shown in FIG. 3D in accordance with some embodiments. The reflow process bonds both dies **120** and package structures 110 to interconnecting structure 130. As mentioned above, a reflow could have been performed after dies 120 are placed on interconnecting structure 130. Under such circumstance, the reflow, as depicted in FIG. 3D, only bonds contacts 134 to connectors 119.

After the reflow process is completed, molding layer 145 is applied to cover package structures 110 and dies 120, as shown in FIG. 3E in accordance with some embodiments. As mentioned above, molding layer 145 also acts as an underfill (UF) and fills the space between die 120 and interconnecting structure 130 in some embodiments. While, in some other embodiments, molding layer 145 also underfill die **120**.

In FIG. 3F, carrier 301 and adhesion layer 302 are removed, in accordance with some embodiments. As mentioned in FIG. 2C, a barrier layer 205 is formed to line openings 204. The barrier layer 205, for example a Ti layer, is removed to expose conductive layer 208, which is made of copper in accordance with some embodiments.

In FIG. 3G, connecting elements 140, such as solder balls, are mounted on a surface of interconnecting structure 130 to bond with contacts 135, in accordance with some embodiments. The bonding process also involves a reflow.

After the connecting elements 140 are bonded to the interconnecting structure 130, the package structure shown in FIG. 3G are secured to a tape, which is secured to a carrier (not shown). The carrier with the secured package structure 7

of FIG. 3G then undergoes a sawing process to separate package 100 into individual packages. After the sawing process, the tape and carrier are separated from each package 100 (de-tape and de-bond from carrier). FIG. 3H shows a package 100 after the sawing and de-tape/de-bond processes.

The bonding structures formed between dies 120, package structure 110, connecting elements 140, and interconnecting structure 130 are merely some embodiments. Other types of bonding structures with different shapes and material layers are also possible.

The mechanisms of forming a semiconductor device package described above provide a low-cost manufacturing process due to the relative simple process flow. By forming an interconnecting structure with a redistribution layer(s) to enable bonding of one or more dies underneath a package structure, the warpage of the overall package is greatly reduced. In addition, interconnecting structure is formed without using a molding compound, which reduces particle contamination. The reduction of warpage and particle contamination improves yield. Further, the semiconductor device package formed has low form factor with one or more dies fit underneath a space between a package structure and an interconnecting structure.

One aspect of this description is related to a method of forming a semiconductor package. The method includes forming an interconnecting structure on an adhesive layer, wherein the adhesive layer is on a carrier. The method further includes placing a semiconductor die on a surface of 30 the interconnecting structure. The method further includes placing a package structure on the surface of the interconnecting structure, wherein the semiconductor die fits in a space between the interconnecting structure and the package structure. The method further includes performing a reflow 35 to bond the package structure to the interconnecting structure.

Another aspect of this description is related to a method of making a semiconductor package. The method includes forming an interconnecting structure, wherein the intercon- 40 necting structure includes a first redistribution layer (RDL) and a second RDL spaced from the first RDL, and the interconnecting structure has a thickness equal to or less than about 30 µm. The method further includes bonding a semiconductor die to the first RDL using a first bonding 45 structure. The method further includes bonding the semiconductor die to the second RDL using a second bonding structure. The method further includes bonding a package structure to the first RDL using a third bonding structure. The method further includes bonding the package structure 50 to the second RDL using a fourth bonding structure, wherein the semiconductor die is between the package structure and the interconnecting structure.

Still another aspect of this description relates to a method of making a semiconductor package. The method includes 55 forming an interconnecting structure, wherein the interconnecting structure comprises a first redistribution layer (RDL). The method further includes bonding a first semiconductor die to the first RDL using a first bonding structure having a first width. The method further includes bonding a first package structure to the first RDL using a second bonding structure having a second width different from the first width, wherein the first package structure is on an opposite side of the first semiconductor die from the interconnecting structure, and an overall height of the semiconductor package ranges from about 350 microns (μ m) to about 1050 μ m.

8

Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

What is claimed is:

- 1. A method of forming a semiconductor package, the method comprising:
 - forming an interconnecting structure on an adhesive layer, wherein the adhesive layer is on a carrier;
 - placing a semiconductor die on a surface of the interconnecting structure;
 - placing a package structure on the surface of the interconnecting structure, wherein the semiconductor die fits in a space between the interconnecting structure and the package structure;
 - performing a reflow to bond the package structure to the interconnecting structure, wherein the reflow also bonds the semiconductor die to the interconnecting structure; and
 - covering the package structure and the semiconductor die with a molding layer, wherein the molding layer contacts a top surface of the semiconductor die and a bottom surface of the package structure.
- 2. A method of forming a semiconductor package, the method comprising:
 - forming an interconnecting structure on an adhesive layer, wherein the adhesive layer is on a carrier;
 - placing a semiconductor die on a surface of the interconnecting structure;
 - placing a package structure on the surface of the interconnecting structure, wherein the semiconductor die fits in a space between the interconnecting structure and the package structure;
 - performing a reflow to bond the package structure to the interconnecting structure;
 - performing another reflow after the semiconductor die is placed on the surface of the interconnecting structure and prior to placing the package structure; and
 - covering the package structure and the semiconductor die with a molding layer, wherein the molding layer contacts a top surface of the semiconductor die and a bottom surface of the package structure.
- 3. The method of claim 1, wherein the interconnecting structure includes a redistribution layer (RDL), and wherein the RDL of the interconnecting structure enables fan-out connection of the semiconductor die.
- 4. The method of claim 1, wherein the interconnecting structure includes a first contact to bond with the semicon-

ductor die and a second contact to bond with the package structure, wherein the first contact is smaller than the second contact.

5. A method of making a semiconductor package, the method comprising:

forming an interconnecting structure, wherein the interconnecting structure includes a first redistribution layer (RDL) and a second RDL spaced from the first RDL, and the interconnecting structure has a thickness equal to or less than about 30 \square m;

bonding a semiconductor die to the first RDL using a first bonding structure;

bonding the semiconductor die to the second RDL using a second bonding structure;

bonding a package structure to the first RDL using a third ¹⁵ bonding structure; and

bonding the package structure to the second RDL using a fourth bonding structure, wherein the semiconductor die is between the package structure and the interconnecting structure.

6. The method of claim 5, wherein bonding the semiconductor die to the first RDL is performed simultaneously with bonding the package structure to the first RDL.

7. The method of claim 5, wherein bonding the semiconductor die to the first RDL is performed sequentially with ²⁵ bonding the package structure to the first RDL.

- 8. The method of claim 5, further comprising applying a molding layer to cover the bonded package structure and the bonded semiconductor die.
- 9. The method of claim 8, wherein applying the molding 30 layer comprises filling a space between the semiconductor die and the interconnect structure.
- 10. The method of claim 5, wherein forming the interconnect structure comprises:

forming the first RDL over a first passivation layer, ³⁵ wherein a portion of the first RDL extends through the first passivation layer, and the first passivation layer is over a carrier; and

forming the second RDL over the first passivation layer, wherein a portion of the second RDL extends through 40 the first passivation layer.

11. The method of claim 10, wherein forming the interconnect structure further comprises:

forming a first conductive layer over the first RDL, wherein the first conductive layer is electrically con- ⁴⁵ nected to the first RDL; and

forming a second conductive layer over the second RDL, wherein the second conductive layer is electrically connected to the first RDL.

10

12. The method of claim 11, wherein bonding the package to the first RDL comprises bonding the package to the first RDL through the first conductive layer.

13. The method of claim 11, wherein bonding the semiconductor die to the first RDL comprises bonding the semiconductor die to the first RDL through the first conductive layer.

14. The method of claim 10, further comprising removing the carrier.

15. A method of making a semiconductor package, the method comprising:

forming an interconnecting structure, wherein the interconnecting structure comprises a first redistribution layer (RDL);

bonding a first semiconductor die to the first RDL using a first bonding structure having a first width; and

bonding a first package structure to the first RDL using a second bonding structure having a second width different from the first width, wherein the first package structure is on an opposite side of the first semiconductor die from the interconnecting structure, and an overall height of the semiconductor package ranges from about 350 microns (μm) to about 1050 μm.

16. The method of claim 15, further comprising:

bonding a second semiconductor die to a second RDL using a first bonding structure having the first width, wherein the second RDL is in the interconnect structure; and

bonding a second package structure to the second RDL using a second bonding structure having the second width, wherein the second package structure is on an opposite side of the second semiconductor die from the interconnecting structure.

- 17. The method of claim 16, further comprising forming a plurality of connecting elements on a side of the interconnect opposite the first semiconductor die and the second semiconductor die, wherein a first connecting element of the plurality of connecting elements is electrically connected to the first semiconductor die, and a second connecting element of the plurality of connecting elements is electrically connected to the second semiconductor die.
- 18. The method of claim 16, further comprising sawing the semiconductor package to separate the first semiconductor die and the first package structure from the second semiconductor die and the second package structure.
- 19. The method of claim 15, further comprising applying a molding layer to cover the bonded first package structure and the bonded first semiconductor die.

* * * *