



US009203146B2

(12) **United States Patent**
Yen et al.

(10) **Patent No.:** **US 9,203,146 B2**
(45) **Date of Patent:** ***Dec. 1, 2015**

(54) **ANTENNA USING THROUGH-SILICON VIA**

(71) Applicant: **TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.**, Hsinchu (TW)

(72) Inventors: **Hsiao-Tsung Yen**, Tainan (TW); **Jhe-Ching Lu**, Tainan (TW); **Yu-Ling Lin**, Taipei (TW); **Chin-Wei Kuo**, Zhubei (TW); **Min-Chie Jeng**, Taipei (TW)

(73) Assignee: **TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.** (TW)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: **14/173,282**

(22) Filed: **Feb. 5, 2014**

(65) **Prior Publication Data**

US 2014/0152512 A1 Jun. 5, 2014

Related U.S. Application Data

(63) Continuation of application No. 13/114,828, filed on May 24, 2011, now Pat. No. 8,674,883.

(51) **Int. Cl.**

H01Q 1/38 (2006.01)

H01Q 1/50 (2006.01)

(Continued)

(52) **U.S. Cl.**

CPC **H01Q 1/50** (2013.01); **G06F 17/5068** (2013.01); **H01L 23/48** (2013.01); **H01L 23/66** (2013.01); **H01L 25/0657** (2013.01); **H01L 25/074** (2013.01); **H01Q 1/2283** (2013.01); **H01Q 1/38** (2013.01); **H01Q 5/357** (2015.01);

(Continued)

(58) **Field of Classification Search**

CPC H01L 2924/0002; H01L 2924/00; H01L 2223/6616; H01L 2223/6677; H01L 2225/06531; H01L 2225/06541; H01L 2225/06548; H01L 23/48; H01L 23/481; H01L 23/66; H01L 25/0657; H01L 25/074; H01L 2924/10253; H01L 2924/10272

USPC 343/700 MS

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,391,917 A 2/1995 Gilmour et al.

5,510,298 A 4/1996 Redwine

(Continued)

OTHER PUBLICATIONS

Office Action dated Oct. 26, 2013 from corresponding application No. KR 10-2011-0082239.


Primary Examiner — Seung Lee

(74) *Attorney, Agent, or Firm* — Hauptman Ham, LLP

(57) **ABSTRACT**

An antenna includes a substrate and a conductive top plate over the substrate. A feed line is connected to the top plate, and the feed line comprises a first through-silicon via (TSV) structure passing through the substrate. The feed line is arranged to carry a radio frequency signal. A method of designing an antenna includes selecting a shape of a top plate, determining a size of the top plate based on an intended signal frequency, and determining, based on the shape of the top plate, a location of each TSV of at least one TSV contacting the top plate. A method of implementing an antenna includes forming a first feed line through a substrate, the first feed line comprising a TSV, and forming a top plate over the substrate, the top plate being electrically conductive and connected to the first feed line.

20 Claims, 8 Drawing Sheets






Fig. 1A




Fig. 1B




Fig. 2




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 4




Fig. 5






Fig. 6

**Fig. 7**

***Fig. 8***

ANTENNA USING THROUGH-SILICON VIA

PRIORITY CLAIM

The present application is a continuation of U.S. application Ser. No. 13/114,828, filed May 24, 2011, which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

The present disclosure relates generally to an integrated circuit and, more particularly, to an antenna.

BACKGROUND

A conventional on-chip Planar Inverted F Antenna (PIFA) occupies a relatively large area compared to other parts of integrated circuits, e.g., for applications in the frequency range from 1 GHz to 30 GHz. The on-chip antenna has performance issues compared to Printed Circuit Board (PCB) antennas. For some on-chip antennas, a substrate functions as an initial ground, and with a high dielectric constant ϵ_r , tends to trap microwave signals. They could be used for transmission from die to die or die to PCB, or die to free space, to take place of either bond-wire, interconnects between die-to-die or die to PCB, or an antenna to free space itself.

BRIEF DESCRIPTION OF THE DRAWINGS

Reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIG. 1A is a schematic diagram showing a three-dimensional view of an exemplary Planar Inverted F Antenna (PIFA) according to some embodiments;

FIG. 1B is a schematic diagram showing a cross-sectional side view of the exemplary PIFA in FIG. 1A according to some embodiments;

FIG. 2 is a plot showing a return loss performance of the exemplary PIFA in FIG. 1A according to some embodiments;

FIG. 3A-FIG. 3D are schematic diagrams showing top views of different implementations of the exemplary PIFA in FIG. 1A according to some embodiments;

FIG. 4 is a schematic diagram showing a three-dimensional view of various exemplary implementations of the exemplary PIFA in FIG. 1A according to some embodiments;

FIG. 5 is a plot showing a return loss performance of the exemplary PIFA in FIG. 4 according to some embodiments;

FIG. 6 is a schematic diagram showing a three-dimensional view of yet another implementation of the exemplary PIFA in FIG. 1A according to some embodiments;

FIG. 7 is a flowchart of designing the exemplary PIFA in FIG. 1A according to some embodiments; and

FIG. 8 is a flowchart of implementing the exemplary PIFA in FIG. 1A according to some embodiments.

DETAILED DESCRIPTION

The making and using of various embodiments are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use, and do not limit the scope of the disclosure.

FIG. 1A is a schematic diagram showing a three-dimensional view of an exemplary Planar Inverted F Antenna (PIFA) according to some embodiments. The PIFA 100

includes a top plate 102 formed over a substrate 104. The top plate 102 is electrically conductive. In one example, the substrate 104 is a semiconductor wafer. In another example, the substrate 104 includes a semiconductor chip. In at least one embodiment, the substrate 104 includes silicon. In some other embodiments, the substrate 104 may alternatively or additionally include other elementary semiconductor, such as germanium. The substrate 104 may also include a compound semiconductor, such as silicon carbide, gallium arsenide, indium arsenide, indium phosphide, or any other suitable material.

The substrate 104 may include an epitaxial layer. For example, the substrate 104 may have an epitaxial layer overlying a bulk semiconductor. Further, the substrate 104 may be strained for performance enhancement. For example, the epitaxial layer may include semiconductor materials different from those of the bulk semiconductor such as a layer of silicon germanium overlying bulk silicon, or a layer of silicon overlying a bulk silicon germanium formed by a process including selective epitaxial growth (SEG). Furthermore, the substrate 104 may include a semiconductor-on-insulator (SOI) structure. In various examples, the substrate 104 includes a buried oxide (BOX) layer formed by a process such as separation by implanted oxygen (SIMOX).

In some embodiments, the substrate 104 can include various doped wells and other doped features configured and coupled to form various microelectronic devices such as metal-insulator-semiconductor field effect transistors (MOSFET) including complementary MOSFET (CMOS), imaging sensor including CMOS imaging sensors (CIS), micro-electro-mechanical systems (MEMS), and/or other suitable active and/or passive devices. The doped wells and other doped features include p-type doped region and/or an n-type doped region, formed by a doping process such as ion implantation.

Other structures such as gate dielectric and polysilicon gate electrodes may be additionally formed on the substrate 104 for devices such as MOSFET devices. The substrate 104 also includes various isolation features configured to separate various devices from each other for proper isolation. The isolation features may include different structures and can be formed by certain particular processing technologies. In one example, the isolation features include dielectric isolation such as shallow trench isolation (STI). The STI can be fabricated by etching the substrate to form a trench and filling the trench with a dielectric material.

A ground plate 106 is formed below the substrate 104. The ground plate 106 is electrically conductive. A feed line 108 using a through-silicon via (TSV) carries (couples) a radio frequency (RF) signal to/from the top plate 102 at a feed point (where the feed line 108 is connected to the top plate 102). The RF signal can be transmitted by an RF transmitter and/or received by an RF receiver. A TSV is a vertical electrical connection passing through a (silicon) wafer or die, e.g., the substrate 104. TSV technology is important in creating 3-dimensional (3D) packages and 3D integrated circuits. A 3D package, e.g. system in package, chip-stack multi-chip module (MCM), etc., contains two or more chips (integrated circuits) stacked vertically so that they occupy less space.

In edge-wired 3D packages, the stacked chips are wired together along their edges; this edge wiring slightly increases the length and width of the package and usually requires an extra interposer layer between the chips. In TSV 3D packages, the TSV replaces edge wiring by creating vertical connections through the body of the chips, providing a more compact package. In addition, critical electrical paths through the device can be shortened, leading to faster operation.

A ground line **110** using a TSV couples electrical ground to the top plate **102** at a ground point (where the feed line **110** is connected to the top plate **102**). In one implementation, the top plate **102** has an area of $530\ \mu\text{m} \times 530\ \mu\text{m}$. The position (x, y) of the feed point is at $(150\ \mu\text{m}, 100\ \mu\text{m})$, and the ground point is at $(200\ \mu\text{m}, 150\ \mu\text{m})$. The length of TSV may depend on the thickness of the substrate **104**, and can be about $100\ \mu\text{m}$ in some embodiments. The TSV inner radius may be $6\ \mu\text{m}$ - $12\ \mu\text{m}$, and the TSV outer radius may be about $13\ \mu\text{m}$ in some embodiments.

FIG. 1B is a schematic diagram showing a cross-sectional side view of the exemplary PIFA in FIG. 1A according to some embodiments. The top plate **102** is implemented as a metal layer over the substrate **104**, and an isolation layer **112** electrically isolates the top plate **102** from the substrate **104**. Also, another isolation layer **114** electrically isolates the ground plate **106** from the substrate **104**. The ground plate **106** is implemented as a metal layer below the substrate **104** in one example. The feed line **108** and ground line **110** are implemented using TSVs through the substrate **104**. In one example, the substrate **104** is made of silicon (Si). The isolation layers **112** and/or **114** can include dielectric materials.

The top plate **102** can be any metal layer among multiple metal layers formed over the substrate **104**. Also, the ground plate **106** can be any metal layer among multiple metal layers formed under the substrate **104**. The metal layer may include electrically conductive materials such as copper, copper alloy, aluminum, aluminum/silicon/copper alloy, titanium, titanium nitride, tantalum, tantalum nitride, tungsten, polysilicon, metal silicide, any combinations thereof, or any other suitable material.

The metal layers can be formed by a process including physical vapor deposition (PVD such as PVD by sputtering), chemical vapor deposition (CVD), plating, damascene processes, combinations thereof, or any other suitable processes. Other manufacturing techniques may include photolithography processing and etching to pattern the electrically conductive materials for vertical (via and contact) and horizontal connects (electrically conductive line). In some embodiments, still other manufacturing processes such as thermal annealing may be used to form metal silicide to reduce contact resistance. The metal silicide used in multilayer interconnects may include nickel silicide, cobalt silicide, tungsten silicide, tantalum silicide, titanium silicide, platinum silicide, erbium silicide, palladium silicide, any combinations thereof, or any other suitable material.

The isolation layers **112** and/or **114** using dielectric materials can be an interlayer dielectric (ILD) disposed between the substrate **104** and a metal layer, or an inter-metal dielectric (IMD) disposed between adjacent metal layers. The dielectric material may include silicon oxide, silicon nitride, silicon oxynitride, spin-on glass (SOG), silicon dioxide, fluoride-doped silicate glass (FSG), carbon doped silicon oxide, Black Diamond® (Applied Materials of Santa Clara, Calif.), Xerogel, Aerogel, amorphous fluorinated carbon, Parylene, BCB (bis-benzocyclobutenes), SiLK (Dow Chemical, Midland, Mich.), polyimide, and/or other suitable materials. The dielectric material, in some alternative embodiments, includes a material of a low dielectric constant (low k) such as a dielectric constant less than about 3.5. The dielectric material features can be formed by a technique including spin-on coating, CVD, or any other suitable processes.

The PIFA **100** has a compact size partly due to the high dielectric constant k of the silicon substrate **104**, e.g., about 11.7, compared to some other material, e.g., about 3.9 of Silicon dioxide (i.e., a slow-wave effect). Applications of the PIFA **100** can be for the mm wave region, e.g., from 30 GHz

to 300 GHz. Because of the compact size (the PIFA **100** length can be smaller than 1 mm), the PIFA **100** can be used, e.g., in mobile applications. The PIFA **100** can provide a half-wavelength and a quarter-wavelength radiation in some embodiments as described below in FIG. 2.

The ground line **110** can be located close to an edge of the top plate **102** in some embodiments. In other embodiments, the ground line **110** can be located close to the center of the top plate **102**. This has the effect of extending the top plate **102** beyond a ground line **110** previously located at an edge of the top plate **102**, and allow the antenna to radiate at both a half-wavelength and a quarter-wavelength.

The PIFA **100** using a TSV through the substrate **104** has less parasitic elements (e.g., inductance or capacitance), compared to a PIFA implemented all above the substrate **104**. The TSV structure not only provides a connection through the substrate **104**, but also provides a part of the PIFA **100**, e.g., the feed line **108** and the ground line **110**. Thus, the fabrication of PIFA **100** can be integrated with a Complementary Metal-Oxide-Semiconductor (CMOS) process flow. Further, a die to die transmission is possible using a 3-dimensional (3D) stack packaging that can feed a signal through the feed line (TSV) **108** instead of a bond-wire. In other embodiments, micro bond-wire can be used to couple the feed line (TSV) **108** to another die, e.g., for the 3D packaging.

For the PIFA **100**, the substrate **104** is floating, and the ground plate **106** is farther away from the top plate **102** (e.g., about $100\ \mu\text{m}$ in some embodiments due to the thickness of the substrate **104**). A radio frequency (RF) wave signal can be radiated more easily, compared to a PIFA having only 2-3 μm separation between the ground plate **106** and the top plate **102**.

FIG. 2 is a plot showing a return loss performance of the exemplary PIFA in FIG. 1A according to some embodiments. The return loss (S11 parameter) plot **202** of the PIFA **100** in FIG. 1A shows a half-wavelength frequency at about 34 GHz, and a quarter-wavelength frequency at 80 GHz. The exemplary PIFA **100** have a size of $530\ \mu\text{m} \times 530\ \mu\text{m}$ and the silicon substrate had a dielectric constant of about 11.9 with a return loss of about $-25\ \text{dB}$ at 80 GHz. In contrast, an exemplary PIFA implemented on a PCB has a size of $853\ \mu\text{m} \times 853\ \mu\text{m}$ with a return loss of only about $-7\ \text{dB}$. Thus, the exemplary PIFA **100** has a more compact size and better return loss performance.

FIG. 3A-FIG. 3D are schematic diagrams showing top views of different implementations of the exemplary PIFA in FIG. 1A according to some embodiments. The frequency and return loss performance can be changed by different shapes of the top plate **102** and different locations of the feed line **108** and the ground line **110**, which can be verified using a simulation tool.

FIG. 3A is a top view of an exemplary PIFA having a spiral or meander shape. The top plate **102** can have an extension **302** for a meander shape or an extension **304** for a spiral shape. The feed line **108** and ground line **110** are also shown. The meander and/or spiral shape can be used for a compact size antenna. The spiral shape can be even smaller than the meander shape, but the directivity is stronger than the meander shape. For applications that require radiation in a particular direction and with a very compact size, the spiral shape can be used.

FIG. 3B is a top view of an exemplary PIFA having a folded shape. The top plate **102**, the feed line **108**, and ground line **110** are shown. The folded shape can be also used for a compact size. The folded shape allows the main part of the top plate **102** to be some distance away from the feed line **108** and the ground line **110** for better performance. However, since

the routing area is getting larger, it may not be preferred for higher frequency applications or for a more compact size.

FIG. 3C is a top view of an exemplary PIFA having a spiral shape. The locations of the feed line **108** and ground line **110** are different from the PIFA in FIG. 3A. The extended top plate **306** beyond the ground line **110** and a different feed line **108** location result in different coupling between the feed line **108** and the ground line **110** and can be used for fine-tuning the performance of the spiral shape and/or meander shape of FIG. 3A.

FIG. 3D is a top view of an exemplary PIFA having a slotted top plate **102**. The shape of the slots **308** are not limited to the shape in FIG. 3D. The slots **308** change the current distribution in the top plate **102** and facilitates to produce another bandwidth, e.g., for a dual band application. This type could be used for shunt metal layers, e.g., metal layers 1 and 2, metal layers 2 and 3, or metal layers 1, 2, and 3, to reduce the impedance of the antenna, which might impact the performance.

In addition, more than one feed line **108** and/or more than one ground line **110** can be used in some embodiments. The top plate **102** and/or ground plate **106** can be implemented on more than one metal layer in some embodiments. In some applications, no ground plate **106** is used.

FIG. 4 is a schematic diagram showing a three-dimensional view of various exemplary implementations of the exemplary PIFA in FIG. 1A according to some embodiments. The PIFA **400** includes a feed line **108** and three ground lines **110a**, **110b**, and **110c** for different implementations. The size of the top plate **102** is $530\ \mu\text{m} \times 530\ \mu\text{m}$. One implementation includes one ground line **110a** at the (x, y) position of (150 μm , 200 μm). Another implementation has another ground line **110b** at (50 μm , 300 μm) in addition to **110a**. Yet another implementation includes another ground line **110c** at (50 μm , 380 μm), in addition to **110a** and **110b**. Varying the ground line (TSV) in numbers and/or locations changes the performance of the PIFA **400** as described below.

FIG. 5 is a plot showing a return loss performance of the exemplary PIFA in FIG. 4 according to some embodiments. The return loss (S11 parameter) plot **502** of the PIFA having one ground line **110a** has a half-wavelength frequency at about 34 GHz, while the return loss plot **504** of the PIFA having two ground lines **110a** and **110b** has the frequency at about 43 GHz, and the return loss plot **506** of the PIFA having three ground lines **110a**, **110b**, and **110c** has the frequency at about 46 GHz. The return loss values were within about 2.5 dB of each other.

Also, the return loss plot **502** of the PIFA having one ground line **110a** has a quarter-wavelength frequency at about 80 GHz (about -25 dB), while the return loss plot **504** of the PIFA having two ground lines **110a** and **110b** has the frequency at about 82 GHz (about -32.5 dB), and the return loss plot **506** of the PIFA having three ground lines **110a**, **110b**, and **110c** has the frequency at about 83 GHz (about -35 dB). FIG. 5 shows that by varying the number of ground lines (at different locations), the return loss and frequency can be changed.

FIG. 6 is a schematic diagram showing a three-dimensional view of yet another implementation of the exemplary PIFA in FIG. 1A according to some embodiments. The PIFA **600** has one feed line **108** and an array of ground lines **110**. The ground lines **110** (using TSVs) are used to cancel certain negative current paths on the top plate **102** of PIFA **600**. In some embodiments, the PIFA gain can be made larger using more ground lines (using TSVs). An antenna designing/simulation tool can be used to design and/or verify in order to meet certain specifications for the PIFA antenna. An array of feed

lines **108** similar to the array of ground lines **110** in FIG. 6 can be used, or the ground lines **110** and/or feed lines **108** can be arranged in a line in other embodiments. In one embodiment, a minimum layout pitch (e.g., 80 μm) can be used for the ground/feed line array pitch.

FIG. 7 is a flowchart for designing the exemplary PIFA in FIG. 1A according to some embodiments. At step **702**, a shape of the PIFA is selected based on specifications. For example, the available antenna area for a fabrication process, and available metal layers, etc., can be considered for the selection in addition to the characteristics of each shape as described above for FIG. 3A-FIG. 3D.

At step **704**, the PIFA size is determined. For example, a half-wavelength and/or a quarter-wavelength of the intended signal frequency can be calculated to determine the PIFA size. At step **706**, the size of top plate **102** and metal lines, and the location of TSVs are optimized for the specifications. For example, an antenna design/simulation tool can be used for this step. At step **708**, the performance such as radiation pattern and the return loss (S11) value are checked, e.g., by using an antenna design/simulation tool. At step **710**, if the performance meets the specifications, the design is finished. If not, go back to step **704** to refine the design.

FIG. 8 is a flowchart for implementing the exemplary PIFA in FIG. 1A according to some embodiments. At step **802**, a first through-silicon via (TSV) is formed through a substrate for a feed line of the antenna. At step **804**, a second TSV is formed through the substrate for a ground line of the antenna. At step **806**, a top plate of the antenna is formed over the substrate, wherein the top plate is electrically conductive and connected to the first TSV and the second TSV.

In various embodiments, an isolation layer is formed over the substrate prior to forming the top plate. A ground plate of the antenna is formed under the substrate, wherein the ground plate is electrically conductive and connected to the second TSV. An isolation layer is formed under the substrate prior to forming the ground plate. Another TSV can be formed through the substrate for the feed line of the antenna or for the ground line of the antenna. The first TSV is coupled to another die stacked below the substrate in a 3-dimensional (3D) packaging.

According to some embodiments, an antenna includes a substrate and a conductive top plate over the substrate. A feed line is connected to the top plate, and the feed line comprises a first through-silicon via (TSV) structure passing through the substrate. The feed line is arranged to carry a radio frequency signal.

According to some embodiments, a method of designing an antenna includes selecting a shape of a top plate. A size of the top plate is determined based on an intended signal frequency. A location of each through-silicon via (TSV) of at least one TSV contacting the top plate is determined based on the selected shape of the top plate.

According to some embodiments, a method of implementing an antenna includes forming a first feed line through a substrate, the first feed line comprising a through-silicon via (TSV). A top plate is formed over the substrate, wherein the top plate is electrically conductive and connected to the first feed line.

A skilled person in the art will appreciate that there can be many embodiment variations of this disclosure. Although the embodiments and their features have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufac-

ture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosed embodiments, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure.

The above method embodiment shows exemplary steps, but they are not necessarily required to be performed in the order shown. Steps may be added, replaced, changed order, and/or eliminated as appropriate, in accordance with the spirit and scope of embodiment of the disclosure. Embodiments that combine different claims and/or different embodiments are within the scope of the disclosure and will be apparent to those skilled in the art after reviewing this disclosure.

What is claimed is:

1. An antenna comprising:
a substrate;
a conductive top plate over the substrate; and
a feed line connected to the top plate, the feed line comprising a first through-silicon via (TSV) structure passing through the substrate,
wherein the feed line is arranged to carry a radio frequency signal.
2. The antenna of claim 1, further comprising:
a ground line connected to the conductive top plate, the ground line comprising a second TSV structure passing through the substrate;
a conductive ground plate below the substrate, wherein the conductive ground plate is coupled to the ground line; and
an isolation layer between the substrate and the conductive ground plate.
3. The antenna of claim 2, wherein the conductive top plate and the conductive ground plate are separated by about 100 μm .
4. The antenna of claim 1, wherein the feed line is coupled to another die stacked below the substrate using the first TSV structure.
5. The antenna of claim 1, wherein the conductive top plate has a rectangular shape.
6. The antenna of claim 5, wherein the conductive top plate has a slot inside the rectangular shape.
7. The antenna of claim 5, wherein the conductive top plate has an area of $530\ \mu\text{m} \times 530\ \mu\text{m}$.

8. The antenna of claim 1, wherein the conductive top plate has a spiral shape, a meander shape, or a folded shape.

9. The antenna of claim 1, further comprising an isolation layer between the conductive top plate and the substrate.

10. A method of designing an antenna, the method comprising:

selecting a shape of a top plate;

determining a size of the top plate based on an intended signal frequency; and

determining, based on the selected shape of the top plate, a location of each through-silicon via (TSV) of at least one TSV contacting the top plate, wherein determining the location comprises using an antenna design or simulation tool.

11. The method of claim 10, further comprising checking antenna performance based on at least one of radiation pattern or return loss.

12. The method of claim 10, wherein the at least one TSV comprises a feed line.

13. The method of claim 10, wherein the at least one TSV comprises a ground line.

14. The method of claim 10, wherein selecting the shape of the top plate comprises selecting the shape based on at least one of available area or available metal layers.

15. The method of claim 10, wherein selecting the shape of the top plate comprises selecting one of a spiral, meander, folded, rectangular, or slotted rectangular shape.

16. The method of claim 10, wherein the intended frequency is within a frequency range of 30 gigahertz (GHz) to 300 GHz.

17. The method of claim 10, wherein determining the size of the top plate comprises determining the size based on at least one of a half-wavelength or a quarter-wavelength of the intended frequency.

18. A method of implementing an antenna, the method comprising:

forming a first feed line through a substrate, the first feed line comprising a through-silicon via (TSV); and

forming a top plate over the substrate, wherein the top plate is electrically conductive and connected to the first feed line.

19. The method of claim 18, further comprising forming a second feed line through the substrate, the second feed line connected to the top plate.

20. The method of claim 18, further comprising coupling the first feed line to another die stacked below the substrate.

* * * * *