

US008796848B2

(12) **United States Patent**
Chang et al.

(10) **Patent No.:** **US 8,796,848 B2**
(45) **Date of Patent:** **Aug. 5, 2014**

(54) **CIRCUIT BOARD AND CHIP PACKAGE STRUCTURE**

(75) Inventors: **Wen-Yuan Chang**, Taipei Hsien (TW);
Wei-Cheng Chen, Taipei Hsien (TW);
Yeh-Chi Hsu, Taipei Hsien (TW)

(73) Assignee: **Via Technologies, Inc.**, New Taipei (TW)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 877 days.

(21) Appl. No.: **13/004,242**

(22) Filed: **Jan. 11, 2011**

(65) **Prior Publication Data**

US 2011/0108984 A1 May 12, 2011

Related U.S. Application Data

(62) Division of application No. 12/432,367, filed on Apr. 29, 2009, now Pat. No. 7,906,377.

(60) Provisional application No. 61/140,846, filed on Dec. 24, 2008.

(30) **Foreign Application Priority Data**

Apr. 3, 2009 (TW) 98111229 A

(51) **Int. Cl.**

H01L 23/498 (2006.01)

H05K 3/24 (2006.01)

H01L 23/00 (2006.01)

H05K 3/46 (2006.01)

H05K 3/40 (2006.01)

H05K 3/28 (2006.01)

(52) **U.S. Cl.**

CPC **H05K 3/242** (2013.01); **H01L 23/49822** (2013.01); **H01L 2924/014** (2013.01); **H01L 2924/15174** (2013.01); **H01L 2224/16225** (2013.01); **H05K 2201/0352** (2013.01); **H01L 2924/14** (2013.01); **H05K 3/243** (2013.01); **H05K 3/4602** (2013.01); **H05K 3/4007** (2013.01); **H05K 2201/09627** (2013.01); **H01L 2924/01078** (2013.01); **H05K 2201/09536**

(2013.01); **H01L 2224/81193** (2013.01); **H01L 2924/15311** (2013.01); **H01L 2924/01046** (2013.01); **H05K 2201/0367** (2013.01); **H01L 2924/01029** (2013.01); **H01L 2224/13099** (2013.01); **H01L 2924/01079** (2013.01); **H01L 23/49827** (2013.01); **H01L 24/81** (2013.01); **H01L 2224/81801** (2013.01); **H05K 3/28** (2013.01); **H05K 2203/0723** (2013.01); **H05K 2203/054** (2013.01); **H01L 23/49811** (2013.01); **H05K 2201/09481** (2013.01); **H01L 24/16** (2013.01); **H01L 2924/01033** (2013.01)

USPC **257/738**

(58) **Field of Classification Search**

CPC **H01L 2924/01079**; **H01L 2924/01029**; **H01L 2924/01013**; **H01L 2924/14**

USPC **257/737–738**, **700**, **774**, **779–782**, **784**
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

8,164,186 B2 * 4/2012 Watanabe et al. 257/735
8,309,856 B2 * 11/2012 Kuroda et al. 174/257

FOREIGN PATENT DOCUMENTS

CN	101009263	8/2007
TW	200744420	12/2007
TW	200802763	1/2008
TW	200812026	3/2008

OTHER PUBLICATIONS

“Office Action of Taiwan Counterpart Application”, issued on Oct. 28, 2011, p. 1-p. 20, in which the listed references were cited.
Chinese Second Examination Report of China Application No. 200910128522.9, dated May 17, 2011.


* cited by examiner

Primary Examiner — Hoa B Trinh

(74) Attorney, Agent, or Firm — J.C. Patents

(57) **ABSTRACT**

A circuit board includes a substrate that has a top surface and a base surface opposite to each other, at least a top pad



disposed on the top surface, a top solder resist layer disposed on the top surface and covering a portion of the top pad, and a pre-bump disposed on the top pad. The top solder resist layer has a first opening exposing a portion of the top pad. The pre-bump is located in the first opening and has a protrusion protruding from the top solder resist layer. A maximum width

of the protrusion is less than or equal to a width of the top pad. A chip package structure having the circuit board is also provided.

15 Claims, 5 Drawing Sheets




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1C'




FIG. 1C''




FIG. 1D




FIG. 2

1

CIRCUIT BOARD AND CHIP PACKAGE
STRUCTURECROSS-REFERENCE TO RELATED
APPLICATION

This application is a divisional application of and claims the priority benefit of U.S. non-provisional application Ser. No. 12/432,367, filed on Apr. 29, 2009, now allowed, which claims the priority benefits of U.S. provisional application Ser. No. 61/140,846, filed on Dec. 24, 2008 and Taiwan application serial no. 98111229, filed on Apr. 3, 2009. The entirety of each of the above-mentioned patent applications is incorporated by reference herein and made a part of this specification.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present application relates to a circuit board and a chip package structure having the circuit board. More particularly, the present application relates to a circuit board in which bump pitches are relatively small and a chip package structure having the circuit board.

2. Description of Related Art

With the advance of integrated circuits, chip packaging technologies are diversified little by little. On account of advantages of miniaturized chip package size and shortened signal transmission path, a flip chip interconnect technology has been extensively applied to the field of chip packaging.

Nonetheless, in the flip chip interconnect process, solder bumps used for bonding a chip to a chip carrier are apt to be squeezed by the chip and collapsed, which results in reduction of manufacturing yield. Hence, a controlled collapse chip connection (C4) technology has been proposed by the related art to deal with the problem of bump collapse.

According to the C4 technology, protruding pre-bumps are formed on a chip carrier for connecting solder bumps of a chip. A method of forming the pre-bumps is described below. First, a seed layer is entirely formed on the chip carrier, and a patterned photoresist layer is formed on the seed layer. Here, the seed layer covers a solder resist layer and pads that are exposed by openings of the solder resist layer. Besides, the patterned photoresist layer has a plurality of openings respectively connecting the openings of the solder resist layer on the chip carrier. Note that the openings of the solder resist layer expose the pads. Next, by electroplating the seed layer, the openings of the solder resist layer and the openings of the patterned photoresist layer are filled with metal, so as to form the pre-bumps.

The aforesaid pre-bumps can support the solder bumps melted in the flip chip interconnect process, and therefore the conventional melted solder bumps squeezed by the chip can be prevented from being collapsed.

However, in the above-mentioned process of forming the pre-bumps, the openings of the patterned photoresist layer need to be connected to the openings of the solder resist layer, and the openings of the solder resist layer are completely exposed. Thus, the requirement for alignment accuracy poses a limitation on formation of the openings of the patterned photoresist layer. Thereby, a width of the openings of the patterned photoresist layer is greater than a width of the openings of the solder resist layer. As such, the width of the openings of the patterned photoresist layer cannot be reduced, and neither can dimensions and bump pitches of the pre-bumps and the solder bumps. Moreover, since the bump

2

pitches are unlikely to be shortened, pitches among the chip pads on the chips cannot be correspondingly shortened.

SUMMARY OF THE INVENTION

The present application is directed to a circuit board having relatively small bump pitches.

The present application is further directed to a chip package structure in which contact density of a chip and a circuit board is relatively high.

In the present application, a circuit board including a substrate, at least a top pad, a top solder resist layer, and a pre-bump is further provided. The substrate includes a top surface and a base surface opposite to each other. The top pad is disposed on the top surface. The top solder resist layer is disposed on the top surface and partially covers the top pad. Besides, the top solder resist layer has an opening partially exposing the top pad. The pre-bump is disposed on the top pad and located in the opening. Here, the pre-bump has a protrusion protruding from the top solder resist layer, and a maximum width of the protrusion is less than or equal to a width of the top pad.

In the present application, a chip package structure including a circuit board, a chip, and at least a solder bump is further provided. The circuit board includes a substrate, at least a top pad, a top solder resist layer, and a pre-bump. The substrate includes a top surface and a base surface opposite to each other. The top pad is disposed on the top surface. The top solder resist layer is disposed on the top surface and partially covers the top pad. Besides, the top solder resist layer has an opening partially exposing the top pad. The pre-bump is disposed on the top pad and located in the opening. Here, the pre-bump has a protrusion protruding from the top solder resist layer, and a maximum width of the protrusion is less than or equal to a width of the top pad. The chip is disposed on the circuit board, and at least a chip pad is disposed on the chip. Here, a location of the chip pad corresponds to a location of the pre-bump. The solder bump is disposed between the chip and the circuit board to connect the pre-bump and the chip pad.

In order to make the aforementioned and other features and advantages of the present invention more comprehensible, several embodiments accompanying figures are described in detail below.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

FIGS. 1A to 1D are cross-sectional views illustrating a fabrication process of a circuit board according to an embodiment of the present application.

FIG. 1C' shows the maximum width W1 of the protrusion 162 is equal to the width W2 of the opening 132a.

FIG. 1C'' shows the maximum width W1 of the protrusion 162 is equal to the width W3 of the top pad 122.

FIG. 2 is a cross-sectional view of a chip package structure according to an embodiment of the present application.

DESCRIPTION OF EMBODIMENTS

FIGS. 1A to 1D are cross-sectional views illustrating a fabrication process of a circuit board according to an embodiment of the present application. First, referring to FIG. 1A, a

substrate 110, a plurality of top pads 122, a plurality of base pads 124, a top solder resist layer 132, and a base solder resist layer 134 are provided. The top pads 122 and the base pads 124 are respectively disposed on a top surface 112 and a base surface 114 opposite thereto of the substrate 110. Besides, the top pads 122 and the base pads 124 are electrically connected. Note that only one of the top pads 122 and one of the base pads 124 are exemplarily illustrated in FIG. 1A to better illustrate the invention. In addition, to facilitate descriptions of the invention, the wordings "top" and "base" represent being located at opposite sides of the substrate instead of denoting substantial spatial limitation.

Specifically, in the present embodiment, a top circuit layer 122a and a base circuit layer 124a are respectively disposed on the top surface 112 and the base surface 114 of the substrate 110, and the top circuit layer 122a and the base circuit layer 124a are electrically connected. A portion of the top circuit layer 122a forms the top pad 122, and a portion of the base circuit layer 124a forms the base pad 124.

The top solder resist layer 132 and the base solder resist layer 134 are respectively disposed on the top surface 112 and the base surface 114. Moreover, the top solder resist layer 132 covers a portion of the top circuit layer 122a, and the base solder resist layer 134 covers a portion of the base circuit layer 124a. The top solder resist layer 132 has an opening 132a exposing a portion of the top pad 122. The base solder resist layer 134 has an opening 134a exposing a portion of the base pad 124.

Next, referring to FIG. 1B, a conductive layer 140 is formed on the base surface 114 by electroless plating, for example. The conductive layer 140 covers the base solder resist layer 134 and the base pad 124 and electrically connects the base pad 124. Note that the conductive layer 140 can be electrically connected to a number of base pads 124 at the same time in the present embodiment.

Thereafter, referring to FIG. 1B, a plating resist layer 150 is formed on the conductive layer 140. The plating resist layer 150 has at least an opening 152 exposing a portion of the conductive layer 140. According to the present embodiment, the plating resist layer 150 is formed by first forming a photo-sensitive material layer (not shown) entirely on the conductive layer 140 and patterning the photo-sensitive material layer by performing an exposure and development process, for example.

Referring to FIG. 1C, a current is then applied to the conductive layer 140 through the opening 152 for electroplating a pre-bump 160 on the top pad 122. In the present embodiment, the pre-bump 160 has a protrusion 162 protruding from the top solder resist layer 132. A maximum width W1 of the protrusion 162 is greater than or equal to a width W2 of the opening 132a. Furthermore, as shown in FIG. 1C', the maximum width W1 of the protrusion 162 may further be equal to the width W2 of the opening 132a. Namely, the maximum width W1 of the protrusion 162 is not less than the width W2 of the opening 132a. Additionally, the maximum width W1 of the protrusion 162 is less than or equal to a width W3 of the top pad 122. Furthermore, as shown in FIG. 1C'', the maximum width W1 of the protrusion 162 may further be equal to the width W3 of the top pad 122. Namely, the maximum width W1 of the protrusion 162 is not greater than the width W3 of the top pad 122.

It should be noted that the pre-bump 160 is formed through electroplating by applying the current to the conductive layer 140 located on the base surface 114 of the substrate 110 according to the present embodiment. Therefore, by applying the fabrication method of the circuit board in the present embodiment, the conventional limitation arisen from the

requirement for alignment accuracy is no longer posed on formation of the openings of the patterned photoresist layer on the top surface of the chip carrier in the present application, and the issue with respect to incapability of narrowing the width of the openings of the patterned photoresist layer, reducing the dimensions of the pre-bumps, and shortening the pre-bump pitches can be resolved. To be more specific, in the present embodiment, no space should be reserved (e.g., by broadening the width of the openings of the patterned photoresist layer in the pertinent art) for achieving alignment. Accordingly, the maximum width W1 of the protrusion 162 of the pre-bump 160 is not greater than the width W3 of the top pad 122. On the contrary, subject to parameter settings required by ensuring alignment accuracy, the maximum width of the pre-bump is greater than the width of the top pad when the conventional alignment technology is conducted for forming the pre-bump. As a result, the fabrication method of the circuit board in the present embodiment can effectively reduce the dimension of the pre-bump 160 and shorten the bump pitch. Besides, the circuit board formed by applying the fabrication method of the present embodiment can carry the chip in which the pitches among the chip pads are relatively small.

After that, referring to FIG. 1D, the plating resist layer 150 is removed, and the conductive layer 140 is then removed. So far, the circuit board 100 of the present embodiment is initially formed.

Next, referring to FIG. 1D, a surface treatment layer 172 can be formed on the pre-bump 160, and another surface treatment layer 174 can be formed on the portion of the base pad 124 exposed by the opening 134a according to the present embodiment. The surface treatment layers 172 and 174 are formed by, for example, performing an electroless nickel immersion gold (ENIG) process, an electroless nickel immersion palladium (ENIP) process, an electroless palladium immersion gold (EPIG) process, or an electroless nickel electroless palladium immersion gold (ENEPIG) process in the present embodiment.

The structure of the circuit board 100 depicted in FIG. 1D is elaborated hereinafter.

The circuit board 100 includes a substrate 110, a plurality of top pads 122, a top solder resist layer 132, a plurality of pre-bumps 160, a plurality of base pads 124, and a base solder resist layer 134. The substrate 110 has a top surface 112 and a base surface 114 opposite to each other. The top pads 122 are disposed on the top surface 112, and the base pads 124 are disposed on the base surface 114. Note that only one of the top pads 122 and one of the base pads 124 are illustrated in FIG. 1D to better illustrate the invention. In addition, to facilitate descriptions of the invention, the wordings "top" and "base" represent being located at opposite sides of the substrate instead of denoting substantial spatial limitation.

Particularly, in the present embodiment, the substrate 110 includes a core layer 116, a core conductive channel 118, an upper dielectric layer D1, an upper conductive channel C1, a bottom dielectric layer D2, and a bottom conductive channel C2.

The core layer 116 has an upper surface 116a and a bottom surface 116b opposite to each other. The core conductive channel 118 penetrates the core layer 116. The upper dielectric layer D1 is disposed on the upper surface 116a. The upper conductive channel C1 penetrates the upper dielectric layer D1 and electrically connects the core conductive channel 118 and the top pad 122. The bottom dielectric layer D2 is disposed on the bottom surface 116b. The bottom conductive channel C2 penetrates the bottom dielectric layer D2 and electrically connects the core conductive channel 118 and the

5

base pad **124**. It can be learned from the above that the top pad **122** can be electrically connected to the base pad **124** through the upper conductive channel **C1**, the core conductive channel **118**, and the bottom conductive channel **C2**.

According to the present embodiment, the circuit board **100** includes a top circuit layer **122a** disposed on the top surface **112**, and a portion of the top circuit layer **122a** forms the top pad **122**. Further, the top circuit layer **122a** does not have an electroplating line associated with formation of the pre-bump **160**. Hence, when signals are transmitted within the circuit board **100**, signal quality is not affected because no electroplating line associated with formation of the pre-bump is disposed. The top solder resist layer **132** is disposed on the top surface **112** and covers a portion of the top circuit layer **122a**. Besides, the top solder resist layer **132** has an opening **132a** exposing a portion of the top pad **122**.

The pre-bump **160** is disposed on the top pad **122** and located in the opening **132a**. Additionally, the pre-bump **160** has a protrusion **162** protruding from the top solder resist layer **132**. A maximum width **W1** of the protrusion **162** is greater than or equal to a width **W2** of the opening **132a**. Namely, the maximum width **W1** of the protrusion **162** is not less than the width **W2** of the opening **132a**. Additionally, the maximum width **W1** of the protrusion **162** is less than or equal to a width **W3** of the top pad **122**. Namely, the maximum width **W1** of the protrusion **162** is not greater than the width **W3** of the top pad **122**.

In the present embodiment, the protrusion **162** has a convex cambered surface **162a** facing a direction away from the top pad **122**. A contact angle θ between the protrusion **162** and the top solder resist layer **132** is substantially less than 90 degrees. More particularly, the pre-bump **160** in the present embodiment is not formed by using the patterned photoresist layer as proposed in the related art, such that the protrusion **162** of the pre-bump **160** has the convex cambered surface **162a**, and that the contact angle θ between the protrusion **162** and the top solder resist layer **132** is substantially less than 90 degrees. The pre-bump **160** can directly contact the top pad **122** and an inner wall of the opening **132a**. Besides, the pre-bump **160** is a conductive bump and is made of metal, for example. In an embodiment, the pre-bump **160** is, for example, a copper bump. A material of the pre-bump **160** is, for example, a conductive material having a melting point greater than a melting point of a solder material (not shown), and the solder material is disposed on the pre-bump **160**. Namely, the pre-bump **160** and the solder material have different melting points. According to the present embodiment, a surface treatment layer **172** can be disposed on the protrusion **162** to prevent the protrusion **162** from being oxidized or polluted by the external environment. A material of the surface treatment layer **172** includes nickel, gold, palladium, an alloy of a combination of nickel, gold, and palladium, or organic solderability preservative (OSP).

In the present embodiment, the circuit board **100** includes a base circuit layer **124a** disposed on the base surface **114**, and a portion of the base circuit layer **124a** forms the base pad **124**. Further, the base circuit layer **124a** does not have an electroplating line associated with formation of the pre-bump **160**. Hence, when signals are transmitted within the circuit board **100**, because no electroplating line associated with formation of the pre-bump is disposed. The base solder resist layer **134** is disposed on the base surface **114** and covers a portion of the base circuit layer **124a**. Besides, the base solder resist layer **134** has an opening **134a** exposing a portion of the base pad **124**. According to the present embodiment, a surface treatment layer **174** can be formed on the portion of the base pad **124** exposed by the opening **134a**, so as to prevent the

6

base pad **124** from being oxidized or polluted by the external environment. A material of the surface treatment layer **174** includes nickel, gold, palladium, an alloy of a combination of nickel, gold, and palladium, or OSP.

FIG. 2 is a cross-sectional view of a chip package structure according to an embodiment of the present application.

Referring to FIG. 2, the chip package structure includes a circuit board **100**, a chip **210**, and a plurality of solder bumps **220**. Note that only one of the solder bumps **220** is depicted in FIG. 2 to better illustrate the invention. The structure of the circuit board **100** depicted in FIG. 2 is the same as the structure of the circuit board **100** depicted in FIG. 1D, and therefore no further description of the circuit board **100** is provided herein. The chip **210** is disposed on the circuit board **100**, and a plurality of chip pads **212** are disposed on the chip **210**. Here, locations of the chip pads **212** correspond to locations of the pre-bumps **160**.

As shown in FIG. 2, the solder bump **220** is disposed between the chip **210** and the circuit board **100** to connect the pre-bump **160** and the chip pad **212**. Additionally, the solder bump **220** and the pre-bump **160** can have different melting points. In the present embodiment, an under bump metallurgy (UBM) layer **230** can be disposed on the chip pad **212** as adhesion, diffusion barrier and electrical connection between the solder bump **220** and the chip pad **212**. Moreover, the solder bump **220** can be disposed on the UBM layer **230** and encapsulate the protrusion **162** of the pre-bump **160**. At least a solder ball **240** can be disposed on the base pad **124** in the present embodiment, so as to electrically connect other electronic elements (not shown).

In light of the foregoing, the conductive layer disposed on the base surface of the substrate is opposite to the pads disposed on the top surface, and the conductive layer serves as an electroplating seed layer in the present application, such that the pre-bumps are, by electroplating, formed on the pads disposed on the top surface of the substrate. Therefore, the conventional limitation arisen from the requirement for alignment accuracy is no longer posed on formation of the openings of the patterned photoresist layer on the top surface of the chip carrier in the present application, and the issue with respect to incapability of narrowing the width of the openings of the patterned photoresist layer, reducing the dimensions of the pre-bumps, and shortening the pre-bump pitches can be resolved. In other words, the decreased dimensions of the pre-bumps and the shortened bump pitches can be effectively achieved in the present application.

Although the present invention has been described with reference to the above embodiments, it will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Accordingly, the scope of the invention will be defined by the attached claims not by the above detailed descriptions.

What is claimed is:

1. A circuit board, comprising:

- a substrate comprising a top surface and a base surface opposite to each other;
- at least a top pad disposed on the top surface and at least a base pad disposed on the base surface;
- a top solder resist layer disposed on the top surface and covering a portion of the top pad and a base solder resist layer disposed on the base surface and covering a portion of the base pad, wherein the top solder resist layer has a first opening exposing a portion of the top pad, and the base solder resist layer has a second opening exposing a portion of the base pad; and

7

a pre-bump disposed on the top pad and located in the first opening, wherein a conductive layer is formed on the base surface, covering the base solder resist layer and the base pad and electrically connected to the base pad, a plating resist layer is formed on the conductive layer and has a third opening exposing a portion of the conductive layer, wherein after the pre-bump is electroplated on the top pad by applying a current to the conductive layer through the third opening, the plating resist layer and the conductive layer are removed sequentially; and wherein the pre-bump has a protrusion protruding from the top solder resist layer, and a maximum width of the protrusion is less than or equal to a width of the top pad.

2. The circuit board as claimed in claim 1, wherein the maximum width of the protrusion is greater than or equal to a width of the first opening.

3. The circuit board as claimed in claim 1, wherein the protrusion has a convex cambered surface and a contact angle between the protrusion and the top solder resist layer is less than 90 degrees.

4. The circuit board as claimed in claim 1, wherein the base pad disposed on the base surface is electrically connected to the top pad.

5. The circuit board as claimed in claim 4, further comprising a base circuit layer disposed on the base surface, wherein a portion of the base circuit layer forms the base pad, and the base circuit layer does not comprise an electroplating line associated with formation of the pre-bump.

6. The circuit board as claimed in claim 4, further comprising:
a first surface treatment layer disposed on the protrusion;
and
a second surface treatment layer disposed on the portion of the base pad exposed by the second opening.

7. The circuit board as claimed in claim 6, wherein a material of the first surface treatment layer or the second surface treatment layer comprises nickel, palladium, gold, and an alloy of a combination of nickel, palladium, and gold.

8. The circuit board as claimed in claim 1, further comprising a top circuit layer disposed on the top surface, wherein a portion of the top circuit layer forms the top pad, and the top circuit layer does not comprise an electroplating line associated with formation of the pre-bump.

8

9. The circuit board as claimed in claim 1, wherein the pre-bump directly contacts the top pad and an inner wall of the first opening.

10. The circuit board as claimed in claim 1, wherein the pre-bump is a copper bump.

11. A chip package structure, comprising:

a circuit board, comprising:

a substrate comprising a top surface and a base surface opposite to each other;

at least a top pad disposed on the top surface;

a top solder resist layer disposed on the top surface and covering a portion of the top pad, wherein the top solder resist layer has a first opening exposing a portion of the top pad; and

a pre-bump disposed on the top pad and located in the first opening, wherein the pre-bump has a protrusion protruding from the top solder resist layer, and a maximum width of the protrusion is less than or equal to a width of the top pad, and wherein the protrusion has a convex cambered surface;

a chip disposed on the circuit board, wherein at least a chip pad is disposed on the chip, and a location of the chip pad corresponds to a location of the pre-bump; and

at least a solder bump disposed between the chip and the circuit board to connect the pre-bump and the chip pad.

12. The chip package structure as claimed in claim 11, wherein the maximum width of the protrusion is greater than or equal to a width of the first opening.

13. The chip package structure as claimed in claim 11, wherein a contact angle between the protrusion and the top solder resist layer is less than 90 degrees.

14. The chip package structure as claimed in claim 11, wherein a melting point of the pre-bump is different from a melting point of the solder bump.

15. The chip package structure as claimed in claim 11, the circuit board further comprising:

at least a base pad disposed on the base surface and electrically connected to the top pad; and

a base solder resist layer disposed on the base surface and covering a portion of the base pad, wherein the base solder resist layer has a second opening exposing a portion of the base pad; and the chip package structure further comprising:

a solder ball disposed on the base pad.

* * * * *