

(12) United States Patent **Denison et al.**

US 8,766,359 B2 (10) Patent No.: (45) **Date of Patent: Jul. 1, 2014**

- LATERAL SUPERJUNCTION EXTENDED (54)**DRAIN MOS TRANSISTOR**
- Applicant: Texas Instruments Incorporated, (71)Dallas, TX (US)
- Inventors: Marie Denison, Plano, TX (US); (72)Sameer Pendharkar, Allen, TX (US)
- Assignee: Texas Instruments Incorporated, (73)

See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

5,885,878 A * 3/1999 Fujishima et al. 257/E29.256 7,276,766 B2* 10/2007 Tu et al. 257/343

* cited by examiner

Dallas, TX (US)

- Subject to any disclaimer, the term of this *) Notice: patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- Appl. No.: 14/073,472 (21)
- (22)Filed: Nov. 6, 2013
- (65)**Prior Publication Data** US 2014/0061789 A1 Mar. 6, 2014

Related U.S. Application Data

- Division of application No. 13/284,054, filed on Oct. (62)28, 2011, now Pat. No. 8,580,650.
- Provisional application No. 61/407,766, filed on Oct. (60)28, 2010.
- Int. Cl. (51)(2006.01) H01L 29/78

Primary Examiner — Chandra Chaudhari (74) Attorney, Agent, or Firm — Wade J Brady, III; Frederick J. Telecky, Jr.

(57)ABSTRACT

An integrated circuit containing an extended drain MOS transistor with deep semiconductor (SC) RESURF trenches in the drift region, in which each deep SC RESURF trench has a semiconductor RESURF layer at a sidewall of the trench contacting the drift region. The semiconductor RESURF layer has an opposite conductivity type from the drift region. The deep SC RESURF trenches have depth: width ratios of at least 5:1, and do not extend through a bottom surface of the drift region. A process of forming an integrated circuit with deep SC RESURF trenches in the drift region by etching undersized trenches and counterdoping the sidewall region to form the semiconductor RESURF layer. A process of forming an integrated circuit with deep SC RESURF trenches in the drift region by etching trenches and growing an epitaxial layer on the sidewall region to form the semiconductor RESURF layer.



CPC H01L 29/0882

9 Claims, 13 Drawing Sheets



U.S. Patent Jul. 1, 2014 Sheet 1 of 13 US 8,766,359 B2



U.S. Patent Jul. 1, 2014 Sheet 2 of 13 US 8,766,359 B2







U.S. Patent Jul. 1, 2014 Sheet 4 of 13 US 8,766,359 B2







U.S. Patent US 8,766,359 B2 **Jul. 1, 2014** Sheet 5 of 13











U.S. Patent Jul. 1, 2014 Sheet 7 of 13 US 8,766,359 B2



















FIG. 12C

U.S. Patent US 8,766,359 B2 **Jul. 1, 2014 Sheet 10 of 13**



DRAIN DIFFUSED **CONTACT REGION**





U.S. Patent US 8,766,359 B2 Jul. 1, 2014 **Sheet 11 of 13**



U.S. Patent Jul. 1, 2014 Sheet 12 of 13 US 8,766,359 B2









1

LATERAL SUPERJUNCTION EXTENDED DRAIN MOS TRANSISTOR

This application is a divisional of U.S. Nonprovisional application Ser. No. 13/284,054, "Lateral Superjunction ⁵ Extended Drain MOS Transistor", filed Oct. 28, 2011, which claims the benefit of U.S. Provisional Application No. 61/407,766, "Lateral Superjunction Extended Drain MOS Transistor", filed Oct. 28, 2010, both of which are herein incorporated by reference in their entireties.

FIELD OF THE INVENTION

2

FIG. 6A through FIG. 6C are cross sections of an integrated circuit containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication.

FIG. 7A through FIG. 7C are cross sections of an integrated circuit containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication.

FIG. 8A and FIG. 8B are cross sections of an integrated
circuit containing deep SC RESURF trenches in a lateral
extended drain MOS transistor, formed according to an
embodiment, depicted in successive stages of fabrication.
FIG. 9A and FIG. 9B are cross sections of an integrated
circuit containing deep SC RESURF trenches in a lateral
extended drain MOS transistor, formed according to an
embodiment, depicted in successive stages of fabrication.
FIG. 10A and FIG. 10B are cross sections of an integrated
circuit containing deep SC RESURF trenches in a lateral
extended drain MOS transistor, formed according to an
embodiment, depicted in successive stages of fabrication.
FIG. 10A and FIG. 10B are cross sections of an integrated
circuit containing deep SC RESURF trenches in a lateral
extended drain MOS transistor, formed according to an
embodiment, depicted in successive stages of fabrication.

This invention relates to the field of integrated circuits. More particularly, this invention relates to extended drain ¹⁵ MOS transistors in integrated circuits.

BACKGROUND OF THE INVENTION

An integrated circuit may include a lateral extended drain ²⁰ metal oxide semiconductor (MOS) transistor, for example to switch or regulate a voltage higher than that used to power logic circuits in the integrated circuit. It may be desirable to reduce an area of the extended drain MOS transistor which provides a desired series resistance and operating drain volt-²⁵ age.

SUMMARY OF THE INVENTION

The following presents a simplified summary in order to ³⁰ provide a basic understanding of one or more aspects of the invention. This summary is not an extensive overview of the invention, and is neither intended to identify key or critical elements of the invention, nor to delineate the scope thereof. Rather, the primary purpose of the summary is to present ³⁵ some concepts of the invention in a simplified form as a prelude to a more detailed description that is presented later. An integrated circuit includes a lateral extended drain MOS transistor with deep semiconductor (SC) RESURF trenches in the drift region. The deep SC RESURF trenches ⁴⁰ have semiconductor RESURF material in contact with the drift region, in which the semiconductor RESURF material has an opposite conductivity type from the drift region.

FIG. 11A through FIG. 11C are cross sections of an integrated circuit containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication.

FIG. 12A through FIG. 12C are cross sections of an integrated circuit containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication.
 FIG. 13 through FIG. 17 depict embodiments of integrated circuits with various configurations of lateral extended drain MOS transistors with deep SC RESURF trenches in drift regions.

FIG. **18** through FIG. **20** depict top views of integrated circuits with various configurations deep SC RESURF trenches in lateral extended drain MOS transistors.

DESCRIPTION OF THE VIEWS OF THE DRAWING

FIG. 1 is a perspective of an integrated circuit containing a lateral extended drain MOS transistor with deep SC RESURF trenches in a drift region, formed according to a first embodi- 50 ment.

FIG. 2 is a perspective of an integrated circuit containing a lateral extended drain MOS transistor with deep SC RESURF trenches in a drift region, formed according to a second embodiment.

FIG. **3**A and FIG. **3**B are cross sections of an integrated circuit containing deep SC RESURF trenches in a lateral events are required to implement a methodology in accorextended drain MOS transistor, formed according to an dance with the present invention. An integrated circuit may contain a lateral extended drain embodiment, depicted in successive stages of fabrication. FIG. 4A through FIG. 4C are cross sections of an integrated 60 MOS transistor with a lateral drift region. Deep semiconduccircuit containing deep SC RESURF trenches in a lateral tor (SC) RESURF trenches are formed in the drift region. extended drain MOS transistor, formed according to an Semiconductor RESURF material with an opposite conductivity type from the drift region is formed at vertical surfaces embodiment, depicted in successive stages of fabrication. FIG. 5A through FIG. 5C are cross sections of an integrated of the trenches in contact with the drift region. In one embodicircuit containing deep SC RESURF trenches in a lateral 65 ment, the deep SC RESURF trenches are between 200 extended drain MOS transistor, formed according to an nanometers and 5 microns wide, have a depth: width ratio of at least 5:1, and a doping level of the semiconductor RESURF embodiment, depicted in successive stages of fabrication.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENT

The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the invention. Several aspects of the 45 invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide an understanding of the invention. One skilled in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some 55 acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or

material is between 5×10^{15} cm⁻³ and 1×10^{18} cm⁻³. In one embodiment, the deep SC RESURF trenches may be formed by growing or depositing semiconductor RESURF material in trenches etched in the drift region. In another embodiment, undersized trenches may be etched in the drift region, fol- 5 lowed by a doping process which introduces dopants into the trench and diffuses the dopants, of an opposite conductivity type from the drift region, into the drift region at the trench surfaces, forming the semiconductor RESURF material. Forming the MOS transistor with deep semiconductor 10 RESURF trenches in the extended drain may provide a lower drain-source resistance than an MOS transistor of equivalent area which is free of the RESURF trenches. In an embodiment, the extended drain MOS transistor may have a trenched gate in which gate trench fingers are aligned 15 with the deep SC RESURF trenches. In another embodiment, field oxide may be formed at a top surface of the deep SC RESURF trenches. In a further embodiment, dielectric material may be formed in a central region of each deep SC RESURF trench. In yet another embodiment, conductive 20 material may be formed in a central region of each deep SC RESURF trench and extended above a top surface of the drift region to provide a field plate. For the purposes of this description, the term "RESURF" will be understood to refer to a material which reduces an 25 electric field in an adjacent semiconductor region. A RESURF region may be for example a semiconductor region with an opposite conductivity type from the adjacent semiconductor region. RESURF structures are described in Appels, et. al., "Thin Layer High Voltage Devices" Philips J, 30 Res. 35 1-13, 1980. FIG. 1 is a perspective of an integrated circuit containing a lateral extended drain MOS transistor with deep SC RESURF trenches in a drift region, formed according to a first embodiment. The instant embodiment is described with an n-channel 35 extended drain MOS transistor for exemplary purposes. It will be recognized that a p-channel extended drain MOS transistor may be formed according to the instant embodiment with appropriate changes in polarity of conductivity types. The integrated circuit **1000** is formed in and on a p-type 40 semiconductor substrate 1002 such as a single crystal silicon wafer, a silicon-on-insulator (SOI) wafer, a hybrid orientation technology (HOT) wafer with regions of different crystal orientations, or other material appropriate for fabrication of the integrated circuit **1000**. The extended drain MOS transis- 45 tor includes a n-type source region 1004 in the substrate 1002, a gate dielectric layer 1006 on the substrate 1002 adjacent to the source region 1004, a gate 1008 on the gate dielectric layer 1006, a p-type channel region 1010 in the substrate 1002 under the gate dielectric layer 1006 abutting the source region 50 1004, an n-type drift region 1012 in the substrate 1002 abutting the channel region 1010 and opposite the source region **1004**. The drift region **1012** abuts an n-type drain diffused contact region 1014. In one version of the instant embodiment, an average doping density in the drift region 1012 may 55 be between 5×10^{15} cm³ and 1×10^{18} cm⁻³.

the instant embodiment, the semiconductor RESURF layers 1018 are p-type. An average doping density in the semiconductor RESURF layers 1018 is between 5×10^{15} cm⁻³ and 1×10^{18} cm⁻³. In one version of the instant embodiment, the semiconductor RESURF layers 1018 may fill the deep SC RESURF trenches 1016. In another version, the semiconductor RESURF layers 1018 may have a central region filled with another material, as depicted in FIG. 1, such as a gas, a dielectric material such as silicon dioxide, or a semiconductor material such as polycrystalline silicon, referred to herein as polysilicon.

An optional field oxide element, not shown, may be formed over the drift region 1012 at the drain diffused contact region 1014. The field oxide element may be formed prior to, or after, formation of the deep SC RESURF trenches **1016**.

FIG. 2 is a perspective of an integrated circuit 2000 containing a lateral extended drain MOS transistor with deep SC RESURF trenches in a drift region, formed according to a second embodiment. The instant embodiment is described with an re-channel extended drain MOS transistor for exemplary purposes. It will be recognized that a p-channel extended drain MOS transistor may be formed according to the instant embodiment with appropriate changes in polarity of conductivity types. The integrated circuit 2000 is formed in and on a substrate 2002 having the materials and properties described in reference to FIG. 1. The extended drain MOS transistor includes a n-type source region 2004 in the substrate 2002. The substrate 2002 has finger trenches 2006 in a channel region 2008. A gate dielectric layer 2010 and gate 2012 are formed on the substrate 2002 over the channel region **2008** and in the finger trenches **2006**, adjacent to the source region 2004. An n-type drift region 2014 is formed in the substrate 2002 abutting the channel region 2008 and opposite the source region 2004. The drift region 2012 abuts an n-type drain diffused contact region **2016**.

Deep SC RESURF trenches 1016 are formed in the drift

Deep SC RESURF trenches 2018 are formed in the drift region 2014. The deep SC RESURF trenches 2018 have the properties and configurations described in reference to FIG. 1. An optional field oxide element may be formed over the drift region 2012 at the drain diffused contact region 2014, as described in reference to FIG. 1.

FIG. **3**A and FIG. **3**B are cross sections of an integrated circuit 3000 containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 3A, a drift region 3002 is formed in the MOS transistor in the integrated circuit 3000. The drift region **3002** has a first conductivity type, for example n-channel extended drain MOS transistors have n-type drift regions. An undersized trench 3004 is etched in the drift region 3002, for example by forming a trench etch mask, not shown, over the drift region and performing a trench etch process, such as a reactive ion etch (RIE) process, on the integrated circuit 3000 to remove material from the drift region 3002 so as to form the undersized trench 3004.

Referring to FIG. 3B, a counterdoped semiconductor RESURF layer 3006 of semiconductor RESURF material is formed at a sidewall and a bottom of the undersized trench **3004**. The counterdoped semiconductor RESURF layer **3006** has an opposite conductivity type from the drift region 3002. An average net doping density in the counterdoped semiconductor RESURF layer 3006 is between 5×10^{15} cm⁻³ and 1×10^{18} cm⁻³. The counterdoped semiconductor RESURF layer 3006 may be formed, for example, by performing a furnace diffusion process on the integrated circuit 3000 which introduces gas phase dopants in the trench 3004, causing the dopants to diffuse into the drift region 3002. A combination of

region 1012. The deep SC RESURF trenches 1016 are between 200 nanometers and 5 microns wide, and have a depth: width ratio of at least 5:1. The RESURF trenches **1016** 60 are shallower than the bottom surface of the drift region 1012, so as not to extend through the bottom surface of the drift region 1012. Semiconductor RESURF layers 1018 are formed in the deep SC RESURF trenches 1016 at surfaces of the deep SC RESURF trenches 1016 in contact with the drift 65 region 1012. The semiconductor RESURF layers 1018 have an opposite conductivity type from the drift region 1012; in

5

the counterdoped semiconductor RESURF layer **3006** and the trench **3004** form a deep SC RESURF trench **3008**. A depth:width ratio of the deep SC RESURF trench **3008** is at least 5:1. The deep SC RESURF trench **3008** does not extend through a bottom surface of the drift region **3002**. The trench ⁵ **3004** may be subsequently partially or completely filled with dielectric material and/or electrically conductive material such as polysilicon.

FIG. 4A through FIG. 4C are cross sections of an integrated circuit **4000** containing deep SC RESURF trenches in a lat-¹⁰ eral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 4A, a drift region 4002 is formed in the MOS transistor in the integrated circuit 4000. An optional 15epitaxial blocking layer 4004, for example a silicon dioxide layer, may be formed on or over a top surface of the drift region 4002. A trench 4006 is formed in the drift region 4002, through the blocking layer 4004 if present. The trench 4006 may be formed, for example by an RIE process. Referring to FIG. 4B, an epitaxial semiconductor RESURF layer 4008 is formed on a sidewall and a bottom of the trench **4006** by an epitaxial growth process. The epitaxial growth process may include, for example, thermal decomposition of a silicon containing gas such as silane, dichlorosilane or 25 silicon tetra chloride, at a temperature above 1000° C. Dopants are introduced into the epitaxial semiconductor RESURF layer 4008 during the epitaxial growth process so that the epitaxial RESURF layer 4008 has an opposite conductivity type from the drift region 4002. An average net 30 doping density in the epitaxial semiconductor RESURF layer 4008 is between 5×10^{15} cm⁻³ and 1×10^{18} cm⁻³. A combination of the epitaxial semiconductor RESURF layer 4008 and the trench 4006 form a deep SC RESURF trench 4010. A depth: width ratio of the deep SC RESURF trench 4010 is at 35 least 5:1. The deep SC RESURF trench **4010** does not extend through a bottom surface of the drift region 4002. In one version of the instant embodiment, a central region in the trench 4006 may be subsequently partially or completely filled with dielectric material and/or electrically conductive 40 material such as polysilicon. In another version, the trench **4006** may be completely filled with the epitaxial RESURF layer 4008 as depicted in FIG. 4C. FIG. 5A through FIG. 5C are cross sections of an integrated circuit 5000 containing deep SC RESURF trenches in a lat- 45 eral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 5A, a drift region 5002 is formed in the MOS transistor in the integrated circuit **5000**. A trench **5004** is formed in the drift region 5002. The trench 4006 may be 50 formed, for example by an RIE process. Referring to FIG. 5B, epitaxial RESURF material 5006 is formed in the trench 5004 and over the drift region 5002 by an epitaxial growth process. The epitaxial RESURF material **5006** has an opposite conductivity type from the drift region 55 **5002**.

6

deep SC RESURF trench **5010** does not extend through a bottom surface of the drift region **5002**.

FIG. 6A through FIG. 6C are cross sections of an integrated circuit 6000 containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 6A, a drift region 6002 is formed in the MOS transistor in the integrated circuit 6000. Field oxide 6004 is formed at a top surface of the drift region 6002. The field oxide 6004 may be silicon dioxide between 250 and 600 nanometers thick, commonly formed by shallow trench isolation (STI) or local oxidation of silicon (LOCOS) processes. Referring to FIG. 6B, a trench 6006 is formed in the drift region 6002 through the field oxide 6004. The trench 6006 does not extend through a bottom surface of the drift region **6002**. Referring to FIG. 6C, an epitaxial semiconductor RESURF layer 6008 is formed on a sidewall and a bottom of the trench 20 6006 by an epitaxial growth process, with the properties described in reference to FIG. 4B. The epitaxial semiconductor RESURF layer 6008 may not form on the field oxide 6004. A combination of the epitaxial semiconductor RESURF layer 6008 and the trench 6006 form a deep SC RESURF trench 6010. A depth: width ratio of the deep SC RESURF trench 6010, including a portion through the field oxide 6004, is at least 5:1. The deep SC RESURF trench 6010 may be subsequently partially or completely filled with epitaxial RESURF material, dielectric material and/or electrically conductive material such as polysilicon. FIG. 7A through FIG. 7C are cross sections of an integrated circuit 7000 containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 7A, a drift region 7002 is formed in the MOS transistor in the integrated circuit 7000. Field oxide 7004 is formed at a top surface of the drift region 7002, as described in reference to FIG. 6A. Referring to FIG. 7B, an undersized trench 7006 is formed in the drift region 7002 through the field oxide 7004. Referring to FIG. 7C, a counterdoped semiconductor RESURF layer 7008 is formed at a sidewall and a bottom of the undersized trench 7006 in the drift region 7002. The counterdoped semiconductor RESURF layer 7008 has the properties and may be formed by the processes described in reference to FIG. **3**B A combination of the counterdoped semiconductor RESURF layer 7008 and the undersized trench 7006 form a deep SC RESURF trench 7010. A depth:width ratio of the deep SC RESURF trench 7010, including a portion through the field oxide 6004, is at least 5:1. The deep SC RESURF trench 7010 does not extend through a bottom surface of the drift region 7002. The deep SC RESURF trench 7010 may be subsequently partially or completely filled with dielectric material and/or electrically conductive material such as polysilicon.

Referring to FIG. 5C, unwanted epitaxial RESURF mate-

FIG. 8A and FIG. 8B are cross sections of an integrated circuit 8000 containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 8A, a drift region 8002 is formed in the MOS transistor in the integrated circuit 8000. A deep SC RESURF trench 8004 is formed in the drift region 8002. The deep SC RESURF trench 8004 is formed, for example, according to one of the embodiments discussed in reference to FIG. 3A and FIG. 3B or FIG. 4A and FIG. 4B. A trench filler 8008 of

rial **5006** is removed from over the drift region **5002**, for example by a chemical mechanical polish (CMP) process and/or an etchback process, to leave epitaxial RESURF material **5006** in the trench **5004** so as to form an epitaxial semiconductor RESURF layer **5008**. An average net doping density in the epitaxial semiconductor RESURF layer **5008** is between 5×10^{15} cm⁻³ and 1×10^{18} cm⁻³. A combination of the epitaxial semiconductor RESURF layer **5008** and the trench **5004** form a deep SC RESURF trench **5010**. A depth:width ratio of the deep SC RESURF trench **5010** is at least 5:1. The

7

dielectric material such as silicon dioxide or electrically conducting material such as polysilicon, is formed in the deep SC RESURF trench **8004**.

Referring to FIG. 8B, field oxide 8010 is formed at a top surface of the drift region 8002 abutting a top portion of the 5 deep SC RESURF trench 8004. The field oxide 8010 may be formed for example by an STI process. A depth:width ratio of the deep SC RESURF trench 8004, including a portion through the field oxide 8010, is at least 5:1.

FIG. 9A and FIG. 9B are cross sections of an integrated 10 circuit **9000** containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 9A, a drift region 9002 is formed in the MOS transistor in the integrated circuit 9000. A deep SC 15 RESURF trench 9004 is formed in the drift region 9002. The deep SC RESURF trench 9004 includes a semiconductor RESURF layer 9006 formed, for example, according to one of the embodiments discussed in reference to FIG. 3A and FIG. 3B or FIG. 4A and FIG. 4B. A trench filler 9008 of 20 dielectric material such as silicon dioxide or electrically conducting material such as polysilicon, is formed in the deep SC RESURF trench 9004. Referring to FIG. 9B, field oxide 9010 is formed at a top surface of the drift region 9002 so as to replace a top portion 25 of the deep SC RESURF trench 9004 with field oxide material. The field oxide 9010 may be formed as described in reference to FIG. 8A. A depth:width ratio of the deep SC RESURF trench 9004, including a portion replaced by the field oxide **9010**, is at least 5:1. FIG. 10A and FIG. 10B are cross sections of an integrated circuit **10000** containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 10A, a drift region 10002 is formed in the 35 MOS transistor in the integrated circuit 10000. A deep SC RESURF trench 10004 is formed in the drift region 10002, including a semiconductor RESURF layer **10006**. The semiconductor RESURF layer 10006 may be formed, for example, according to one of the embodiments discussed in 40 reference to FIG. **3**A and FIG. **3**B or FIG. **4**A and FIG. **4**B. The deep SC RESURF trench 10004 has a central region **10008** which is free of semiconductor RESURF material from the semiconductor RESURF layer 10006. Referring to FIG. 10B, a dielectric liner 10010 is formed in 45 the central region 10008 on the semiconductor RESURF layer 10006. The dielectric liner 10010 may include one or more layers of dielectric material such as silicon dioxide, silicon nitride and silicon oxynitride. The dielectric liner **10010** may be formed by one or more processes, including 50 thermal oxidation of an exposed surface of the semiconductor RESURF layer **10006** in an oxygen containing ambient, thermal decomposition of tetraethyl orthosilicate, also known as tetraethoxysilane or TEOS, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition 55 (PECVD), low pressure chemical vapor deposition (LPCVD), atmospheric pressure chemical vapor deposition (APCVD), high density plasma (HDP), an ozone based thermal chemical vapor deposition (CVD) process, also known as the high aspect ratio process (HARP), or other suitable dielec- 60 tric layer formation process. A depth:width ratio of the deep SC RESURF trench 10004 including the dielectric liner **10010** is at least 5:1. FIG. 11A through FIG. 11C are cross sections of an integrated circuit 11000 containing deep SC RESURF trenches in 65 a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication.

8

Referring to FIG. 11A, a drift region 11002 is formed in the MOS transistor in the integrated circuit 11000. A deep SC RESURF trench 11004 is formed in the drift region 11002, including a semiconductor RESURF layer 11006. The semiconductor RESURF layer 11006 may be formed, for example, according to one of the embodiments discussed in reference to FIG. 3A and FIG. 3B or FIG. 4A and FIG. 4B. The deep SC RESURF trench 11004 has a central region 11008 which is free of semiconductor RESURF material.

Referring to FIG. 11B, trench fill material 11010 is formed in the central region 11008 and possibly over the drift region **11002**. A blocking layer, not shown, may be formed over a top surface of the drift region 11002 prior to forming the trench fill material 11010. The trench fill material 11010 may include one or more layers of dielectric material such as silicon dioxide, silicon nitride and silicon oxynitride, and/or one or more layers of electrically conductive material such as polysilicon. Dielectric material in the trench fill material **11010** may be formed as described in reference to FIG. **6**B. Polysilicon in the trench fill material **11010** may be formed, for example, by thermally decomposing SiH4 gas inside a low-pressure reactor at a temperature between 580° C. to 650° C. Referring to FIG. 11C, unwanted trench fill material is removed from over the drift region 11002, for example by a CMP process and/or an etchback process, to form a trench filler **11012**. A depth:width ratio of the deep SC RESURF trench 11004 including the trench filler 11012 is at least 5:1. FIG. 12A through FIG. 12C are cross sections of an inte-30 grated circuit **12000** containing deep SC RESURF trenches in a lateral extended drain MOS transistor, formed according to an embodiment, depicted in successive stages of fabrication. Referring to FIG. 12A, a drift region 12002 is formed in the MOS transistor in the integrated circuit 12000. An element of field oxide 12004 is formed over the drift region 12002. A deep SC RESURF trench 12006 is formed in the drift region 12002. The field oxide 12004 is adjacent to the deep SC RESURF trench **12006**. The field oxide **12004** and deep SC RESURF trench 12006 may be formed for example by any of the embodiments described herein. The deep SC RESURF trench 12006 includes a semiconductor RESURF layer **12008**. The deep SC RESURF trench **12006** has a central region **12010** which is free of semiconductor RESURF material. Referring to FIG. 12B, a dielectric liner 12012 is formed in the central region 12010 on an exposed surface of the semiconductor RESURF layer **12008**. The dielectric liner **12012** may include, for example, one or more layers of silicon dioxide, silicon nitride and/or silicon oxynitride. The dielectric liner **12012** may be formed, for example, by thermally oxidizing the exposed surface of the semiconductor RESURF layer **12008**, thermally decomposing TEOS, or by depositing dielectric material using CVD, PECVD, LPCVD, APCVD, HDP, HARP, or other suitable dielectric layer formation process. The dielectric liner 12012 may extend onto the field oxide **12004**. Electrically conductive trench fill material **12014** is formed in the central region **12010** on the dielectric liner 12012 and over the drift region 12002. The trench fill material **12014** may include one or more layers of electrically conductive material such as polysilicon, aluminum or tungsten. The trench fill material 12014 may be formed, for example, by sputtering, evaporation, metal organic chemical vapor deposition (MOCVD), thermal decomposition of silicon containing gases such as silane or dichlorosilane, or other conductive material layer formation process. Referring to FIG. 12C, the trench fill material 12014 over the drift region 12002 is patterned, for example by photolitho-

9

graphically masking and etching, to form a field plate **12016** over the drift region **12002**. The field plate **12016** is continuous with the trench fill material in the deep SC RESURF trench **12006**. A depth:width ratio of the deep SC RESURF trench **12006**, not including the field plate **12016**, is at least ⁵ 5:1.

FIG. 13 through FIG. 17 depict embodiments of integrated circuits with various configurations of lateral extended drain MOS transistors with deep SC RESURF trenches in drift regions. FIG. 13 depicts a configuration in which a drift ¹⁰ region extends under a body region and a source region, for example as part of an isolation structure to electrically isolate the body from a substrate of the integrated circuit. FIG. 14 depicts a configuration in which deep SC RESURF trenches 15 laterally abut the body region. FIG. 15 depicts a configuration in which a drift region extends under a body region and a source region, and deep SC RESURF trenches extend through the body region and source region. FIG. 16 depicts a configuration in which deep SC RESURF trenches extend 20 through a body region and source region, while a drift region does not extend past the body region. FIG. 17 depicts a configuration in which deep SC RESURF trenches extend through a drain diffused contact region, as well as through a 25 body region and source region. FIG. 18 through FIG. 20 depict top views of integrated circuits with various configurations deep SC RESURF trenches in lateral extended drain MOS transistors. Referring to FIG. 18, an integrated circuit 18000 contains a lateral extended drain MOS transistor with a drift region 18002³⁰ having a drain end 18004 and a channel end 18006. Deep SC RESURF trenches 18008 are formed in a plurality of rows extending from the drain end 18004 to the channel end 18006. Referring to FIG. 19, an integrated circuit 19000 contains a lateral extended drain MOS transistor with a drift region ³⁵ 19002 having a drain end 19004 and a channel end 19006. Tapered deep SC RESURF trenches **19008** are formed in the drift region **19002** so that wide ends of the deep SC RESURF trenches **19008** are at the drain end **19004** and narrow ends of the deep SC RESURF trenches **19008** are at the channel end ⁴⁰ **19006**. Referring to FIG. **20**, an integrated circuit **20000** contains a lateral extended drain MOS transistor with a drift region 20002 having a drain end 20004 and a channel end 20006. Tapered deep SC RESURF trenches 20008 are formed in the drift region 20002 so that narrow ends of the deep SC 45 RESURF trenches 20008 are at the drain end 20004 and wide ends of the deep SC RESURF trenches 20008 are at the channel end 20006. While various embodiments of the present invention have been described above, it should be understood that they have 50been presented by way of example only and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be 55 limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.

10

What is claimed is:
1. An integrated circuit, comprising:
an extended drain metal oxide semiconductor (MOS) transistor, including:
a drift region having a first conductivity type; and
a plurality of deep semiconductor (SC) RESURF
trenches in said drift region, in which:
each said deep SC RESURF trench includes a semiconductor RESURF layer contacting said drift
region, said semiconductor RESURF layer having
an opposite conductivity type from said drift
region;

said deep SC RESURF trenches are shallower than a bottom surface of said drift region, so that said deep SC RESURF trenches do not extend through said bottom surface of said drift region; and said deep SC RESURF trenches have a depth:width ratio of at least 5:1.
2. The integrated circuit of claim 1, in which each said deep SC RESURF trench has a central region which is free of semiconductor RESURF material from said semiconductor RESURF layer.
3. The integrated circuit of claim 2, in which a dielectric liner is located in said central region on said semiconductor RESURF layer.

- 4. The integrated circuit of claim 2, in which:
 field oxide is located at a top surface of said drift region adjacent to each said deep SC RESURF trench;
 a dielectric liner if located in said central region on said semiconductor RESURF layer; and
 electrically conductive trench fill material is located in said central region on said dielectric liner and extends over
 - central region on said dielectric liner and extends over said drift region in a patterned configuration to form a field plate over said drift region.

5. The integrated circuit of claim 1, in which each said semiconductor RESURF layer fills said corresponding deep SC RESURF trench.
6. The integrated circuit of claim 1, in which said extended drain MOS transistor further includes field oxide located at a top surface of said drift region between said deep SC RESURF trenches.
7. The integrated circuit of claim 1, in which said extended drain MOS transistor further includes field oxide located at a top surface of said drift region between said deep SC RESURF trenches.

8. The integrated circuit of claim **1**, in which said extended drain MOS transistor further includes:

- finger trenches in a channel region of said extended drain MOS transistor;
- a gate dielectric layer formed over said channel region and in said finger trenches; and
- a gate formed on said gate dielectric layer and in said finger trenches.

9. The integrated circuit of claim 1, in which an average doping density in said semiconductor RESURF layer is between 5×10^{15} cm⁻³ and 1×10^{18} cm⁻³ and said deep SC RESURF trenches are between 200 nanometers and 5 microns wide.

* * * * *