



US008559238B2

(12) **United States Patent**  
**Janzen**

(10) **Patent No.:** **US 8,559,238 B2**  
(45) **Date of Patent:** **Oct. 15, 2013**

(54) **CONFIGURABLE INPUTS AND OUTPUTS FOR MEMORY STACKING SYSTEM AND METHOD**

(75) Inventor: **Jeffrey W. Janzen**, Boise, ID (US)

(73) Assignee: **Round Rock Research, LLC**, Jersey City, NJ (US)

(\* ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

5,233,539 A	8/1993	Agrawal et al.
5,332,922 A	7/1994	Oguchi et al.
5,363,038 A	11/1994	Love
5,398,898 A	3/1995	Bever
5,399,898 A	3/1995	Rostoker
5,444,637 A	8/1995	Smesny et al.
5,477,160 A	12/1995	Love
5,572,148 A	11/1996	Lytle et al.
5,705,938 A	1/1998	Kean
5,821,624 A	10/1998	Pasch
5,837,566 A	11/1998	Pedersen et al.

(Continued)

(21) Appl. No.: **13/348,895**

(22) Filed: **Jan. 12, 2012**

(65) **Prior Publication Data**

US 2012/0113705 A1 May 10, 2012

**Related U.S. Application Data**

(63) Continuation of application No. 12/559,373, filed on Sep. 14, 2009, now Pat. No. 8,098,508, which is a continuation of application No. 12/031,347, filed on Feb. 14, 2008, now Pat. No. 7,602,630, which is a continuation of application No. 11/323,530, filed on Dec. 30, 2005, now Pat. No. 7,352,602.

(51) **Int. Cl.**  
**G11C 7/10** (2006.01)

(52) **U.S. Cl.**  
USPC ..... **365/189.02**; 257/686; 257/696; 361/790;  
365/63; 365/189.03

(58) **Field of Classification Search**  
USPC ..... 365/189.02, 189.03, 63  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,686,691 A	8/1987	Deal et al.
4,862,249 A	8/1989	Carlson
5,148,504 A	9/1992	Levi et al.

**FOREIGN PATENT DOCUMENTS**

EP	1187209 A2	3/2002
JP	63025890	2/1988

(Continued)

**OTHER PUBLICATIONS**

Chylak et al.; Packaging Challenges and Solutions for Multi-Stack Die Applications; SEMICON West 2002.


*Primary Examiner* — Viet Q Nguyen

(74) *Attorney, Agent, or Firm* — Lerner, David, Littenberg, Krumholz & Mentlik, LLP

(57) **ABSTRACT**

Embodiments of the present invention relate to configurable inputs and/or outputs for memory and memory stacking applications in processor-based systems. More specifically, embodiments of the present invention include processor-based systems with volatile-memory having memory devices that include a die having a circuit configured for enablement by a particular signal, an input pin configured to receive the particular signal, and a path selector configured to selectively designate a signal path to the circuit from the input pin.

**19 Claims, 9 Drawing Sheets**



(56)

References Cited

U.S. PATENT DOCUMENTS

5,847,561 A 12/1998 Whetsel  
 5,894,565 A 4/1999 Furtek et al.  
 5,973,396 A 10/1999 Farnworth  
 6,049,223 A 4/2000 Lytle et al.  
 6,180,881 B1 1/2001 Isaak  
 6,208,545 B1 3/2001 Leedy  
 6,239,495 B1\* 5/2001 Sakui et al. .... 257/777  
 6,281,696 B1 8/2001 Voogel  
 6,381,141 B2 4/2002 Corisis et al.  
 6,417,695 B1\* 7/2002 Duesman ..... 326/47  
 6,429,029 B1 8/2002 Eldridge et al.  
 6,466,053 B2 10/2002 Duesman  
 6,519,173 B2 2/2003 Funaba et al.  
 6,542,259 B1 4/2003 Andersen et al.  
 6,542,376 B1 4/2003 Watson  
 6,624,506 B2\* 9/2003 Sasaki et al. .... 257/686  
 6,633,180 B2 10/2003 Duesman  
 6,633,183 B2 10/2003 Duesman  
 6,649,428 B2\* 11/2003 Kai ..... 438/14  
 6,667,895 B2 12/2003 Jang et al.  
 6,675,469 B1 1/2004 Haba et al.  
 6,711,027 B2 3/2004 McCall et al.  
 6,717,222 B2 4/2004 Zhang  
 6,762,620 B2 7/2004 Jang et al.  
 6,771,515 B2 8/2004 McCall et al.  
 6,788,070 B2\* 9/2004 Ishigaki ..... 324/508  
 6,791,175 B2 9/2004 Matsuo et al.  
 6,841,883 B1 1/2005 Farnworth et al.  
 6,844,218 B2 1/2005 Potts  
 6,914,259 B2\* 7/2005 Sakiyama et al. .... 257/48  
 6,917,219 B2 7/2005 New  
 6,940,158 B2 9/2005 Haba et al.  
 6,952,573 B2 10/2005 Schucker et al.  
 6,967,348 B2 11/2005 Cowles et al.  
 6,971,045 B1 11/2005 Deb et al.  
 7,032,196 B2 4/2006 Takeoka et al.  
 7,046,071 B1 5/2006 Conn et al.  
 7,062,117 B2 6/2006 Uchida  
 7,064,579 B2 6/2006 Madurawe  
 7,091,124 B2 8/2006 Rigg et al.  
 7,098,541 B2 8/2006 Adelman  
 7,129,567 B2 10/2006 Kirby et al.  
 7,177,171 B2 2/2007 Kasai

7,200,022 B2 4/2007 Martin et al.  
 7,212,422 B2\* 5/2007 Koide ..... 365/51  
 7,224,182 B1 5/2007 Hutchings et al.  
 7,227,371 B2 6/2007 Miller  
 7,230,450 B2\* 6/2007 Kurts et al. .... 326/38  
 7,298,040 B2 11/2007 Cornelius  
 7,327,592 B2 2/2008 Silvestri  
 7,352,602 B2\* 4/2008 Janzen ..... 365/63  
 7,368,374 B2 5/2008 Chia et al.  
 7,370,237 B2 5/2008 Kim et al.  
 7,378,290 B2 5/2008 Cowles et al.  
 7,422,930 B2 9/2008 Thomas et al.  
 7,477,535 B2 1/2009 Lahtinen et al.  
 7,486,111 B2 2/2009 Madurawe  
 7,489,030 B2\* 2/2009 Shibata et al. .... 257/686  
 7,602,630 B2\* 10/2009 Janzen ..... 365/63  
 7,633,785 B2\* 12/2009 Kim et al. .... 365/51  
 7,701,045 B2\* 4/2010 Ware et al. .... 257/686  
 7,714,590 B2 5/2010 Jow et al.  
 7,745,919 B2 6/2010 Shibata et al.  
 7,768,114 B2\* 8/2010 Choi ..... 257/686  
 7,816,776 B2 10/2010 Choi  
 7,816,934 B2\* 10/2010 Keeth ..... 324/750.3  
 7,826,243 B2\* 11/2010 Bruce et al. .... 365/51  
 7,940,336 B2 5/2011 Takatori  
 7,990,171 B2\* 8/2011 Chung et al. .... 324/762.01  
 8,093,103 B2\* 1/2012 Bruce et al. .... 438/109  
 8,098,508 B2\* 1/2012 Janzen ..... 365/63  
 8,242,589 B2\* 8/2012 Saen et al. .... 257/686  
 2003/0062612 A1 4/2003 Matsuo et al.  
 2005/0082664 A1 4/2005 Funaba et al.  
 2005/0162946 A1 7/2005 Koide

FOREIGN PATENT DOCUMENTS

JP 63030934 A 2/1988  
 JP 05183425 A 7/1993  
 JP 06124137 A 5/1994  
 JP 06140919 A 5/1994  
 JP 2001307507 A 11/2001  
 JP 2005-122823 A 5/2005  
 JP 2005527022 A 9/2005  
 JP 2007535826 A 12/2007  
 WO 03079170 A2 9/2003

\* cited by examiner




FIG. 1




FIG. 2




FIG. 4




FIG. 3




FIG. 5




FIG. 6




FIG. 7





FIG. 8

FIG. 9








FIG. 10




FIG. 13





FIG. 14



## CONFIGURABLE INPUTS AND OUTPUTS FOR MEMORY STACKING SYSTEM AND METHOD

### CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 12/559,373, which was filed Sep. 14, 2009, and is scheduled to issue on Jan. 17, 2012 as U.S. Pat. No. 8,098,508, which is a continuation of U.S. patent application Ser. No. 12/031,347, which was filed on Feb. 14, 2008, which issued on Oct. 13, 2009 as U.S. Pat. No. 7,602,630, which is a continuation of U.S. patent application Ser. No. 11/323,530, which was filed on Dec. 30, 2005, which issued on Apr. 1, 2008 as U.S. Pat. No. 7,352,602, the disclosures of which are hereby incorporated herein by reference.

### BACKGROUND OF THE INVENTION

The present invention relates generally to memory devices having stacked die configurations with configurable inputs and outputs (I/O). Specific embodiments relate to stacked die configurations without requiring redistribution layers (RDL<sub>s</sub>) to allow through wafer interconnects (TWI<sub>s</sub>) or edge bonding. Indeed, embodiments of the present invention relate to die that incorporate path selectors, which enable configuration of each die for a particular stacking requirement.

This section is intended to introduce the reader to various aspects of art that may be related to various aspects of the present invention, which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art.

Processing speeds, system flexibility, and size constraints are typically considered by design engineers tasked with developing computer systems and system components. Computer systems typically include a plurality of memory devices which may be used to store programs and data and which may be accessible to other system components such as processors or peripheral devices. Typically, memory devices are grouped together to form memory modules such as dual-inline memory modules (DIMM<sub>s</sub>). Computer systems may incorporate numerous modules to increase the storage capacity of the system.

Die stacking has recently emerged as a powerful tool for satisfying requirements for increased memory storage capacity within restricted packaging space. Die stacking includes the process of mounting multiple chips on top of one another within a single semiconductor package. Packages having a number of vertically stacked chips or die in a single package (i.e., die stacking) advantageously increase the amount of memory that can be located within a given footprint on the substrate or printed circuit board on which the die stack is arranged. Further, die stacking may enable shorter routing interconnects from chip to chip, thus increasing signal speeds between chips, reducing noise, and reducing cross-talk. Another benefit of die stacking is that surface-mount to printed circuit board assembly is simplified because fewer components are required to be placed on the printed circuit board.

As processing demands and storage capacity continue to increase, while system size continues to decrease, die stacking is becoming increasingly useful for different memory configurations. For example, requirements for dynamic ran-

dom access memory (DRAM) configurations can make it desirable or even necessary to stack die to increase density or to increase I/O widths. Current stacking techniques generally require inclusion of a redistribution layer (RDL) on each DRAM to allow through wafer interconnect (TWI) or edge bonding. It should be noted that inclusion of such an RDL adds costs. Additionally, inclusion of an RDL generally requires uniquely configured die to be used within a die stack for certain stack elements. Indeed, to accommodate stacking requirements for each particular die, each layer of a die stack will typically have a different RDL configuration.

Embodiments of the present invention may address one or more of the problems set forth above.

### BRIEF DESCRIPTION OF THE DRAWINGS

Advantages of the invention may become apparent upon reading the following detailed description and upon reference to the drawings in which:

FIG. 1 illustrates a block diagram of an exemplary processor-based system;

FIG. 2 illustrates an exemplary memory sub-system in accordance with embodiments of the present invention;

FIG. 3 is a block diagram of two  $\times 4$  memory devices arranged in two ranks of  $\times 4$  devices which may be configured in accordance with embodiments of the present invention;

FIG. 4 illustrates four  $\times 8$  memory devices arranged in two ranks of  $\times 16$  devices which may be configured in accordance with embodiments of the present invention;

FIG. 5 illustrates four  $\times 4$  memory devices arranged in four ranks of  $\times 4$  devices which may be configured in accordance with embodiments of the present invention;

FIG. 6 illustrates a single rank of two  $\times 16$  memory devices which may be configured in accordance with embodiments of the present invention;

FIG. 7 is a diagrammatical view of a die stack associated with FIG. 5 and employing a number of redistribution layers;

FIG. 8 is a diagrammatical view of a configurable die stack associated with FIG. 5 and formed from four die in accordance with embodiments of the present invention;

FIG. 9 is a block diagram of four path selectors in accordance with embodiments of the present invention;

FIG. 10 is a block diagram illustrating a CKE path selector having a path selector control circuit that is fuse controlled in accordance with embodiments of the present invention; and

FIGS. 11-14 is a block diagram of path selectors and selected paths in each of four die in a die stack associated with FIG. 8 in accordance with embodiments of the present invention.

### DETAILED DESCRIPTION

One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure.

Turning now to the drawings, and referring initially to FIG. 1, a block diagram depicting an exemplary processor-based system, generally designated by reference numeral 10, is illustrated. The system 10 may be any of a variety of types such as a computer, pager, cellular phone, personal organizer, control circuit, etc. In a typical processor-based system, one or more processors 12, such as microprocessor, control the processing of system functions and requests in the system 10.

The system 10 typically includes a power supply 14. For instance, if the system 10 is a portable system, the power supply 14 may advantageously include permanent batteries, replaceable batteries, and/or rechargeable batteries. The power supply 14 may also include an AC adapter, so the system 10 may be plugged into a wall outlet, for instance. The power supply 14 may also include a DC adapter such that the system 10 may be plugged into a vehicle cigarette lighter, for instance. Various other devices may be coupled to the processor 12 depending on the functions that the system 10 performs. For instance, a user interface 16 may be coupled to the processor 12. The user interface 16 may include buttons, switches, a keyboard, a light pen, a mouse, and/or a voice recognition system, for instance. A display 18 may also be coupled to the processor 12. The display may include an LCD display, a CRT, LEDs, and/or an audio display, for example. Furthermore, an RF sub-system/baseband processor 20 may also be couple to the processor 12. The RF sub-system/baseband processor 20 may include an antenna that is coupled to an RF receiver and to an RF transmitter (not shown). One or more communication ports 22 may also be coupled to the processor 12. The communications port 22 may be adapted to be coupled to one or more peripheral devices 24 such as a modem, a printer, a computer, or to a network, such as a local area network, remote area network, intranet, or the Internet, for instance.

The processor 12 generally controls the system 10 by implementing software programs stored in the memory. The memory is operably coupled to the processor 12 to store and facilitate execution of various programs. For instance, the processor 12 may be coupled to the volatile memory 26 which may include DRAM and/or static random access memory (SRAM). The volatile memory is typically quite large so that it can store dynamically loaded applications and data. As described further below, the volatile memory 26 may be configured in a stacked orientation in accordance with embodiments of the present invention.

The processor 12 may also be coupled to non-volatile memory 28. The non-volatile memory 28 may include a read-only memory (ROM), such as an EPROM, and/or flash memory to be used in conjunction with the volatile memory. The size of the ROM is typically selected to be just large enough to store any necessary operating system, application programs, and fixed data. Additionally, the non-volatile memory 28 may include a high capacity memory such as a tape or disk drive memory.

FIG. 2 generally illustrates a block diagram of a portion of a memory sub-system, such as the volatile memory 26. A memory controller 30 is generally provided to facilitate access to storage devices in the volatile memory. The memory controller 30 may receive requests to access the storage devices via one or more processors, such as the processor 12, via peripheral devices, such as the peripheral device 24, and/or via other systems. The memory controller 30 is generally tasked with facilitating the execution of the requests to the memory devices and coordinating the exchange of information, including configuration information, to and from the memory devices.

The memory sub-system may include a plurality of slots 32, 34, 36, 38, 40, 42, 44, and 46. Each slot 32-46 is configured to operably couple a memory module, such as a dual-inline memory module (DIMM), to the memory controller 30 via one or more memory buses. Each memory module generally includes a plurality of memory devices such as DRAM devices capable of storing data. Each memory module has a number of memory devices arranged in "ranks." Ranks traditionally include the arrangement of memory devices on each opposing side of the module. However, in accordance with present embodiments, multiple ranks may be disposed on a single side (e.g., in a stacked configuration). Accordingly, each slot 32-46 may be configured to receive a single memory module having two ranks. For instance, the slot 32 is configured to receive a memory module having ranks 32A and 32B, the slot 34 is configured to receive a DIMM having ranks 34A and 34B, and so forth. In the present exemplary embodiment, each of the eight memory slots 32-46 is capable of supporting a module comprising eight individual memory devices on each rank 32A/B-46A/B. As will be appreciated, and as describe further below, each memory module may include four or more ranks.

Referring again to FIG. 2, the memory buses may include a memory data bus 48 to facilitate the exchange of data between each memory device on the DIMMs and the memory controller 30. The memory data bus 48 may comprise a plurality of single bit data buses (e.g., DQ0-DQ63) each coupled from the memory controller 30 to a memory device. In one embodiment of the volatile memory 26, the memory data bus 48 may include 64 individual data buses. Further, the memory data bus 48 may include one or more individual buses to each memory rank 32A/B-48A/B which may be used for ECC error detection and correction. As can be appreciated by those skilled in the art, the individual buses of the memory data bus 48 will vary depending on the configuration and capabilities of the system 10.

The volatile memory 26 also includes a command bus 50 on which address information such as command address (CA), row address select (RAS), column address select (CAS), write enable (WE), bank address (BA), chip select (CS), clock enable (CKE), and on-die termination (ODT), for example, may be delivered for a corresponding request. Further, the command bus 50 may also be used to facilitate the exchange of configuration information at boot-up. As with the memory data bus 48, the command bus 50 may comprise a plurality of individual command buses. In the present embodiment, the command bus 50 may include 20 individual buses. As previously described with reference to the memory data bus 48, a variety of embodiments may be implemented for the command bus 50 depending on the system configuration.

FIG. 3 is a block diagram of two memory devices 54 and 56 arranged in two ranks in accordance with embodiments of the present invention. Specifically, FIG. 3 illustrates two DRAM devices which each have a "x4" (by 4) bit memory width. The DRAMs are arranged as two ranks of x4 memory in accordance with present embodiments, which are discussed in further detail below. Each DRAM includes four data input/output pins (DQ0-3), which are configured to receive data signals, such as data signals DQ0-3<sub>signal</sub>. Additionally, each DRAM includes a number of control input pins. In the illustrated embodiment, the control input pins include a chip select pin (CS), a clock enable pin (CKE), an on-die termination pin (ODT), and a calibration input pin (ZQ). Each of the control input pins is configured to receive a control signal, such as the control signals CS<sub>signal</sub>, CKE<sub>signal</sub>, ODT<sub>signal</sub>, ZQ<sub>signal</sub>, <sub>s</sub>CS<sub>signal</sub>, <sub>s</sub>CKE<sub>signal</sub>, <sub>s</sub>ODT<sub>signal</sub>, and <sub>s</sub>ZQ<sub>signal</sub>.

## 5

wherein the prefix “s” refers to a stacked signal. It should be noted that each DRAM includes a lower data strobe (LDQS) and a lower data mask (LDM). It should also be noted that  $V_{ss}$  represents power. Each of the control input pins, data input/output pins and control signals will be recognized by one of ordinary skill in the art.

As set forth above, the two  $\times 4$  DRAM<sub>s</sub> in FIG. 3 are arranged as two ranks of  $\times 4$  memory. In one embodiment, these two  $\times 4$  DRAM<sub>s</sub> are disposed in a stacked orientation on a single side of a memory module. As one of ordinary skill in the art will recognize, different arrangements of memory may be utilized to increase storage, the number of available data pins, and so forth. Indeed, FIGS. 4-6 are illustrative of such embodiments. For example, FIG. 4 illustrates four  $\times 8$  memory devices (e.g., DRAMs) arranged in two ranks of  $\times 16$  bit width. The memory configuration illustrated in FIG. 4 have a greater widths than those of FIG. 3 and include additional data input/output pins (DQ0-7 and DQ8-15). FIG. 5 illustrates four  $\times 4$  devices arranged in four ranks of  $\times 4$  bit width memory, wherein additional chip select signals sCS1, sCS2, and sCS3 are employed for the additional ranks. FIG. 6 illustrates a single rank of  $\times 32$  memory built from two  $\times 16$  memory devices. The memory configuration illustrated in FIG. 6 has a greater width than that of FIG. 3 and accordingly includes additional data input/output pins (DQ0-15 and DQ16-31).

FIG. 7 is a diagrammatical view of a die stack 60 having four die that is illustrative of issues addressed by embodiments of the present invention. Specifically, the die stack 60 includes two ranks of  $\times 16$  built from four  $\times 8$  devices. Further, the die stack 60 comprises RDLs disposed on three of the four die. Indeed, FIG. 7 illustrates a first die 62 having a first RDL 64 disposed thereon, a second die 66 having a second RDL 68 disposed thereon, a third die 70 having no RDL, and a fourth die 74 having a third RDL 76 disposed thereon. It should be noted that each die 62, 66, 70, and 74 is distinct from the others because of the different configurations of the associated RDLs 64, 68, and 76 or the lack of an RDL (die 70) disposed on each die. FIG. 7 also illustrates Lower DQs and Upper DQs along with arrows 78 and 80, which are representative of data flow.

Because the external control signals (e.g.,  $CKE_{signal}$ ,  $CS_{signal}$ ,  $sCS_{signal}$ ,  $ODT_{signal}$ ,  $ZQ_{signal}$ , and  $sZQ_{signal}$ ) originate from outside of the die stack 60 and enter the die stack 60 from an underlying substrate or PCB (not shown) through the bottom die 62, it is desirable to provide routing through the die stack 60 to allow the desired signals to reach the control inputs for each die. The RDLs 64, 68, and 76 operate to direct the signals to appropriate pins (e.g., CKE, Dum0, CS, Dum1, ODT, Dum2, ZQ, or Dum3) on each die. For example, the  $CS_{signal}$  control signal enables the CS control input pins on the first die 62 and the fourth die 74. However, the CS pins on the second die 66 and third die 70 are enabled by the  $sCS_{signal}$  control signal, rather than the  $CS_{signal}$  control signal. Accordingly, the RDLs are utilized to route the  $CS_{signal}$  and  $sCS_{signal}$  signals to the appropriate pins. Specifically, for example, the first RDL 64 routes the  $CS_{signal}$  signal from the CS pin on the first die 62 to an available pin, such as Dum0, on the first die 62. As will be appreciated, Dum0-Dum3 represent unassigned or unused pins on each die 62, 66, 70, and 74. The Dum0 pin on the first die 64 is coupled to other Dum0 pins on dies 66 and 70, thus establishing a communication route that passes through both the second die 66 and third die 70 to the RDL 76 on the fourth die 74. The RDL 76 on the fourth die 74 routes the  $CS_{signal}$  signal to the CS pin on the fourth die 74, thus enabling it. While this is a simple example, one of ordinary skill in the art will recognize that the RDLs also provide

## 6

similar routing through the die stack 60 to enable other control input pins with the corresponding required signals.

As noted above, providing RDLs (e.g., 64, 68, and 76) within a die stack (e.g., 60) can be beneficial because it enables communication of external signals to appropriate pins within the die stack. However, the use of RDLs can be expensive and inefficient. For example, as noted above, each of the die 62, 66, 70, and 74 are different because each requires a different RDL configuration to enable the appropriate pins throughout the die stack 60. Accordingly, separate processes, equipment, material, and procedures are required to provide each of the die configurations. This may not be desirable. Accordingly, embodiments of the present invention facilitates the provision of die that are fabricated equivalent to one another but that can be configured to meet the requirements of a particular die stack element.

FIG. 8 is a diagrammatical view of a configurable die stack 90 formed from four die in accordance with embodiments of the present invention. Specifically, the die stack 90 includes two ranks of  $\times 16$  memory built from four  $\times 8$  devices, which include a first configurable die 92, a second configurable die 94, a third configurable die 96, and a fourth configurable die 98. The die stack 90 does not require that RDLs be disposed on any of the die to enable signal routing, as in FIG. 7. Advantageously, in accordance with embodiments of the present invention, the configurable die (i.e., 92, 94, 96, and 98) incorporate path selectors 100 (e.g., multiplexer devices) that facilitate die customization. It should be noted that each configurable die 92, 94, 96, and 98 may be initially indistinct from the others (e.g., no path selections in the die having been activated). Thus, the fabrication of each die 92, 94, 96, and 98 is essentially identical. However, in the embodiment illustrated by FIG. 8, the die 92, 94, 96, and 98 have been customized by activating the path selectors 100. Specifically, the die 92, 94, 96, and 98 have been customized to operate like the die illustrated by FIG. 7 without using RDLs. In other words, the path selectors 100 have been activated such that they function similarly to the RDLs in FIG. 7. The path selectors 100 will be described in more detail with regard to FIGS. 9-11. In the interest of providing context, it should be noted that FIG. 8 also illustrates Lower DQs and Upper DQs on each of the die.

Because the external signals (e.g.,  $CKE_{signal}$ ,  $CS_{signal}$ ,  $sCS_{signal}$ ,  $ODT_{signal}$ ,  $ZQ_{signal}$ , and  $sZQ_{signal}$ ) originate from outside of the configurable die stack 90 and enter the die stack 90 through the bottom die 92, it is desirable to provide routing through the die stack 90 to allow the desired signals to reach the control inputs for each die. It is also desirable to achieve this without using RDLs and without requiring that each die be uniquely manufactured. Accordingly, the illustrated embodiment includes the path selectors 100, which can be configured such that they direct the signals to appropriate pins (e.g., CKE, Dum0, CS, Dum1, ODT, Dum2, ZQ, or Dum3). For example, the  $CS_{signal}$  control signal enables the CS control input pin on the first die 92 and on the fourth die 98. However, the CS pins on the second die 94 and third die 96 are enabled by the  $sCS_{signal}$  control signal, not the  $CS_{signal}$  control signal. Accordingly, the path selectors 100 are enabled such that they can be utilized to route the  $CS_{signal}$  and  $sCS_{signal}$  signals to the appropriate pins while avoiding inappropriate pins.

In the embodiment illustrated by FIG. 8, the path selectors 100 coupled between the CS pins and the Dum 1 pins of the first die 92 and fourth die 98 are configured such that they route the  $CS_{signal}$  signal from the CS pins on the first and fourth dies 92 and 98 to the related circuits 102 and 104 on each die. Correspondingly, the path selectors 100 coupled between the CS pins and the Dum 1 pins of the second die 94

and third die **96** cause the  $CS_{signal}$  signal to bypass the related circuits **106** and **108** on each die. It is desirable for the circuits **106** and **108** to be bypassed by the  $CS_{signal}$  signal because they are enabled by the  ${}_sCS_{signal}$  signal, not the  $CS_{signal}$  signal. The opposite path selector configuration is implemented for the  ${}_sCS_{signal}$  signal route. For example, the fuse **100** between the CS and Dum1 pins of the second die **94** is burned such that the corresponding circuit receives the  ${}_sCS_{signal}$  signal rather than the  $CS_{signal}$  signal, as illustrated. While this is a simple example, one of ordinary skill in the art will recognize that the path selectors **100** may also provide similar routing, as illustrated in FIG. **8** and more clearly described below, through the die stack **90** to enable other control input pins with corresponding signals.

FIG. **9** is a block diagram of four path selectors **100** in accordance with embodiments of the present invention. Specifically, FIG. **9** illustrates a CKE path selector **120**, a CS path selector **122**, a ZQ path selector **124**, and an ODT path selector **126**. Each of the path selectors **120**, **122**, **124**, and **126** incorporates a multiplexer to facilitate signal path selection. For example, the CKE path selector **120** and the ZQ path selector **124** incorporate two-to-one multiplexers **128**, the ODT path selector **126** incorporates a three-to-one multiplexer **130**, and the CS path selector **122** incorporates a four-to-one path selector **132**. It should be noted that the  $sCS1$  and  $sCS2$  signal inputs on the CS path selector **122** may not be utilized if the die does not support quadrank.

In operation, the path selectors **100** receive signals (e.g.,  $CKE_{signal}$  and  ${}_sCKE_{signal}$ ), that pass through buffers **134** (with exception to the ZQ path selector **124**) and into the multiplexer (e.g., **128**, **130**, and **132**), which designates a signal path. The selected signal then enables the corresponding circuit **136**. As will be appreciated, each circuit **136** simply represents the active ICS that are associated and enabled by each of the respective control signals. The path selectors **100** may be fuse controlled (e.g., using a fuse or an antifuse) or may utilize mode register select (MRS) to implement path selection. For example, FIG. **10** is a block diagram illustrating the CKE path selector **120** having a path selector control circuit **140** that is fuse controlled. The path selector control circuit **140** provides a signal to a select input **142** of the multiplexer **128** depending on a condition of a fuse **144**. The fuse **144** is either blown (open) or not blown (short) to select which signal (i.e.,  $CKE_{signal}$  or  ${}_sCKE_{signal}$ ) will pass through the multiplexer **128** and into the related circuit **136**. When the fuse **144** is blown, the signal to the select input is pulled high (e.g., a value of 1) by a weak pullup transistor **146**. If the fuse **144** is not blown, the signal to the select input **142** is pulled low (e.g., a value of 0) to ground **148**. As one of ordinary skill in the art will recognize an antifuse may be utilized in other embodiments to achieve the same or similar functionality. Further, while a single example is illustrated by FIG. **10**, other embodiments may utilize similar path selection schemes and path selector control circuits, as illustrated in FIG. **11**.

FIGS. **11-14** are block diagrams of the path selectors **100** and selected paths **160** in each of the four die discussed above with respect to FIG. **8**. Specifically, the columns of path selectors **100** in FIGS. **11-14** are representative of the die **92**, **94**, **96**, and **98** in FIG. **8** respectively. For example, the CKE path selector **120** of the first die in FIG. **11** indicates that the  $CKE_{signal}$  signal is passed through the multiplexer **128** and into the corresponding circuit **136** based on its path selector control circuit **140** and so forth, as described above. Additionally, FIGS. **11-14** illustrate path selectors **100** and selected paths **160** for the data input/output pins (DQ0-7 and DQ8-15).

It should be noted that in the illustrated embodiment, the path selectors **100** for the data input/output pins include two-to-one demultiplexers.

Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims.

The invention claimed is:

**1.** A processor-based system comprising:

- at least one processor;
- a user interface coupled to the processor;
- a display coupled to the processor;
- at least one communications port coupled to the processor;
- a memory operably coupled to the processor, wherein the processor controls the system by implementing software programs stored in the memory;
- the memory comprising a plurality of dies in a stacked configuration, the die comprising:
  - a top surface and a bottom surface separated by a thickness, the die configured to receive a control signal and provide a first path for the control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness and a second path disposed through the die from the top surface to the bottom surface in the direction generally parallel to the thickness;
  - a circuit included in the die, the circuit configured to be enabled by the control signal via the first path or the second path; and
  - a path selector comprising a multiplexer to select the first path or the second path for transmission of the control signal.

**2.** The processor-based system of claim **1**, comprising a first set of input pins enclosing the first path and a second set of input pins enclosing the second path.

**3.** The processor-based system of claim **2**, wherein the first set of input pins and the second set of input pins comprise solder balls disposed on the top and bottom surfaces of the die.

**4.** The processor-based system of claim **1**, wherein the control signal comprises a chip select signal, a clock enable signal, an on-die termination signal, or a calibration signal.

**5.** The processor-based system of claim **1**, wherein the path selector includes a control circuit comprising a fuse.

**6.** A processor-based system comprising:

- at least one processor;
- a user interface coupled to the processor;
- a display coupled to the processor;
- at least one communications port coupled to the processor;
- a memory operably coupled to the processor, wherein the processor controls the system by implementing software programs stored in the memory;
- the memory comprising a plurality of dies in a stacked configuration, the die comprising:
  - a top surface and a bottom surface separated by a thickness, the die configured to receive a first control signal and provide a first path for the control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness and to receive a second control signal and provide a second path for the second control signal disposed through the die from the top surface to the bottom surface in the direction generally parallel to the thickness;

9

a circuit included in the die, the circuit configured to be enabled by the first control signal via the first path or by the second control signal via the second path; and a path selector comprising a multiplexer to select the first path or the second path.

7. The processor-based system of claim 6, comprising a first set of input pins enclosing the first path and a second set of input pins enclosing the second path.

8. The processor-based system of claim 7, wherein the input pins comprise solder balls disposed on the top and bottom surfaces of the die.

9. The processor-based system of claim 7, wherein the first and second sets of input pins comprise chip select pins, wherein the first control signal comprises a chip select signal, and wherein the second control signal comprises a stacked chip select signal.

10. The memory device of claim 7, wherein the first and second sets of input pins comprise calibration input pins, wherein the first control signal comprises a calibration signal, and wherein the second control signal comprises a stacked calibration signal.

11. A processor-based system comprising:

at least one processor;

a user interface coupled to the processor;

a display coupled to the processor;

at least one communications port coupled to the processor;

a memory operably coupled to the processor, wherein the processor controls the system by implementing software programs stored in the memory;

the memory comprising a plurality of dies in a stacked configuration, the die comprising:

a top surface and a bottom surface separated by a thickness, a first set of control pins capable of receiving a first control signal and providing a first path for the first control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness;

a second set of control pins capable of receiving a second control signal and providing a second path for the second control signal disposed through the die from the top surface to the bottom surface in the direction generally parallel to the thickness;

a circuit included in the die, the circuit configured to be enabled by the first control signal via the first path or by the second control signal via the second path; and

a path selector comprising a multiplexer to select the first path or the second path.

10

12. The processor-based system of claim 11, wherein the control pins comprise solder balls electrically coupled to the die.

13. The processor-based system of claim 11, wherein the first set of control pins and the second set of control pins comprise chip select pins, clock enable pins, on-die termination pins, or calibration pins.

14. The processor-based system of claim 11, wherein the second control signal comprises a stacked version of the first control signal.

15. The processor-based system of claim 11, wherein the path selector comprises a selector control circuit comprising a fuse or antifuse and wherein the selector control circuit is configured to control the path selector.

16. The processor-based system of claim 11, wherein the circuit is disposed within the die between the first path and the second path.

17. The processor-based system of claim 11, comprising: a third set of control pins capable of receiving a third control signal and providing a third path for the third control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness;

a fourth set of control pins capable of receiving a fourth control signal and providing a fourth path for the fourth control signal disposed through the die from the top surface to the bottom surface in a direction generally parallel to the thickness;

another circuit included in the die, the another circuit configured to be enabled by the third control signal via the third path or by the fourth control signal via the fourth path; and

another path selector configured to select the third path or the fourth path.

18. The processor-based system of claim 17, wherein the second control signal comprises a stacked version of the first control signal, and wherein the fourth control signal comprises a stacked version of the third control signal.

19. The processor-based system of claim 17, wherein the first and second sets of control pins comprise chip select pins, wherein the first control signal comprises a chip select signal, wherein the second control signal comprises a stacked chip select signal, wherein the third and fourth sets of control pins comprise calibration pins, wherein the third control signal comprises a calibration signal, and wherein the fourth control signal comprises a stacked calibration signal.

\* \* \* \* \*